EMIF_Qsys

2025.04.21.15:36:12 Datasheet
Overview
Memory Map
  emif_ddr4
s0_axi4 
s0_axi4lite 

clock_310m

altera_clock_bridge v19.2.0
iopll outclk0   clock_310m
  in_clk


Parameters

generateLegacySim false
  

Software Assignments

(none)

emif_ddr4

emif_io96b_ddr4comp v3.0.0
iopll outclk0   emif_ddr4
  s0_axi4_clock_in
reset_in out_reset  
  core_init_n


Parameters

generateLegacySim false
  

Software Assignments

(none)

iopll

altera_iopll v20.0.0


Parameters

generateLegacySim false
  

Software Assignments

(none)

reset_in

altera_reset_bridge v19.2.0
iopll outclk0   reset_in
  clk
out_reset   emif_ddr4
  core_init_n


Parameters

generateLegacySim false
  

Software Assignments

(none)
generation took 0.01 seconds rendering took 0.03 seconds