| nios_system |
|
| 2025.05.29.11:39:02 | Datasheet |
| mm_bridge_peripheral | niosv_g | ||
| m0 | instruction_manager | data_manager | |
| jtag_uart | |||
| avalon_jtag_slave | 0x0000_1000 - 0x0000_1007 | 0x0008_1000 - 0x0008_1007 | |
| mm_bridge_peripheral | |||
| s0 | 0x0008_0000 - 0x000f_ffff | ||
| niosv_g | |||
| timer_sw_agent | 0x0001_0000 - 0x0001_003f | ||
| dm_agent | 0x0000_0000 - 0x0000_ffff | 0x0000_0000 - 0x0000_ffff | |
| onchip_memory | |||
| s1 | 0x0004_0000 - 0x0007_ffff | 0x0004_0000 - 0x0007_ffff | |
| pio_sw | |||
| s1 | 0x0000_1020 - 0x0000_102f | 0x0008_1020 - 0x0008_102f | |
| spi_master | |||
| spi_control_port | 0x0000_0000 - 0x0000_001f | 0x0008_0000 - 0x0008_001f | |
| sysid_qsys | |||
| control_slave | 0x0000_1008 - 0x0000_100f | 0x0008_1008 - 0x0008_100f | |
Parameters
|
Software Assignments(none) |
| clock_in | out_clk | iopll | |
| refclk | |||
| reset_bridge | out_reset | ||
| reset | |||
| outclk0 | pio_sw | ||
| clk | |||
| outclk0 | jtag_uart | ||
| clk | |||
| outclk0 | sysid_qsys | ||
| clk | |||
| outclk0 | niosv_g | ||
| clk | |||
| outclk0 | mm_bridge_peripheral | ||
| clk | |||
| outclk0 | spi_master | ||
| clk | |||
| outclk0 | onchip_memory | ||
| clk1 |
Parameters
|
Software Assignments(none) |
| mm_bridge_peripheral | m0 | jtag_uart |
| avalon_jtag_slave | ||
| iopll | outclk0 | |
| clk | ||
| niosv_g | platform_irq_rx | |
| irq | ||
| reset_bridge | out_reset | |
| reset |
Parameters
|
Software Assignments
|
| niosv_g | data_manager | mm_bridge_peripheral | |
| s0 | |||
| iopll | outclk0 | ||
| clk | |||
| reset_bridge | out_reset | ||
| reset | |||
| m0 | jtag_uart | ||
| avalon_jtag_slave | |||
| m0 | sysid_qsys | ||
| control_slave | |||
| m0 | pio_sw | ||
| s1 | |||
| m0 | spi_master | ||
| spi_control_port |
Parameters
|
Software Assignments(none) |
| iopll | outclk0 | niosv_g | |
| clk | |||
| reset_bridge | out_reset | ||
| reset | |||
| data_manager | mm_bridge_peripheral | ||
| s0 | |||
| data_manager | onchip_memory | ||
| s1 | |||
| instruction_manager | |||
| s1 | |||
| platform_irq_rx | pio_sw | ||
| irq | |||
| platform_irq_rx | jtag_uart | ||
| irq | |||
| platform_irq_rx | spi_master | ||
| irq |
Parameters
|
Software Assignments
|
| niosv_g | data_manager | onchip_memory |
| s1 | ||
| instruction_manager | ||
| s1 | ||
| iopll | outclk0 | |
| clk1 | ||
| reset_bridge | out_reset | |
| reset1 |
Parameters
|
Software Assignments
|
| mm_bridge_peripheral | m0 | pio_sw |
| s1 | ||
| iopll | outclk0 | |
| clk | ||
| niosv_g | platform_irq_rx | |
| irq | ||
| reset_bridge | out_reset | |
| reset |
Parameters
|
Software Assignments
|
| clock_in | out_clk | reset_bridge | |
| clk | |||
| reset_release | ninit_done | ||
| in_reset | |||
| reset_in | out_reset | ||
| in_reset | |||
| out_reset | iopll | ||
| reset | |||
| out_reset | niosv_g | ||
| reset | |||
| out_reset | sysid_qsys | ||
| reset | |||
| out_reset | jtag_uart | ||
| reset | |||
| out_reset | pio_sw | ||
| reset | |||
| out_reset | mm_bridge_peripheral | ||
| reset | |||
| out_reset | spi_master | ||
| reset | |||
| out_reset | onchip_memory | ||
| reset1 |
Parameters
|
Software Assignments(none) |
| clock_in | out_clk | reset_in | |
| clk | |||
| out_reset | reset_bridge | ||
| in_reset |
Parameters
|
Software Assignments(none) |
Parameters
|
Software Assignments(none) |
| mm_bridge_peripheral | m0 | spi_master |
| spi_control_port | ||
| iopll | outclk0 | |
| clk | ||
| niosv_g | platform_irq_rx | |
| irq | ||
| reset_bridge | out_reset | |
| reset |
Parameters
|
Software Assignments
|
| mm_bridge_peripheral | m0 | sysid_qsys |
| control_slave | ||
| iopll | outclk0 | |
| clk | ||
| reset_bridge | out_reset | |
| reset |
Parameters
|
Software Assignments
|
| generation took 0.01 seconds | rendering took 0.05 seconds |