nios_system

2024.07.31.14:10:52 Datasheet
Overview
Processor
   niosv_g Bantam Lake 2.2.0
All Components
   adc_ltc2308 adc_ltc2308 1.2
   jtag_uart altera_avalon_jtag_uart 19.2.4
   mm_bridge_peripheral altera_avalon_mm_bridge 20.1.0
   niosv_g intel_niosv_g 2.2.0
   onchip_memory intel_onchip_memory 1.4.8
   pio_sw altera_avalon_pio 19.2.3
   sysid_qsys altera_avalon_sysid_qsys 19.1.6
Memory Map
mm_bridge_peripheral niosv_g
 m0  instruction_manager  data_manager
  adc_ltc2308
slave  0x0000_1010 - 0x0000_1017 0x0008_1010 - 0x0008_1017
  jtag_uart
avalon_jtag_slave  0x0000_1000 - 0x0000_1007 0x0008_1000 - 0x0008_1007
  mm_bridge_peripheral
s0  0x0008_0000 - 0x000f_ffff
  niosv_g
timer_sw_agent  0x0001_0000 - 0x0001_003f
dm_agent  0x0000_0000 - 0x0000_ffff 0x0000_0000 - 0x0000_ffff
  onchip_memory
s1  0x0004_0000 - 0x0007_ffff 0x0004_0000 - 0x0007_ffff
  pio_sw
s1  0x0000_1020 - 0x0000_102f 0x0008_1020 - 0x0008_102f
  sysid_qsys
control_slave  0x0000_1008 - 0x0000_100f 0x0008_1008 - 0x0008_100f

adc_ltc2308

adc_ltc2308 v1.2
mm_bridge_peripheral m0   adc_ltc2308
  slave
iopll outclk0  
  clock_sink
outclk1  
  clock_sink_adc
reset_bridge out_reset  
  reset_sink


Parameters

generateLegacySim false
  

Software Assignments

(none)

clock_in

altera_clock_bridge v19.2.0


Parameters

generateLegacySim false
  

Software Assignments

(none)

iopll

altera_iopll v19.3.1
clock_in out_clk   iopll
  refclk
reset_bridge out_reset  
  reset
outclk0   pio_sw
  clk
outclk0   jtag_uart
  clk
outclk0   sysid_qsys
  clk
outclk0   niosv_g
  clk
outclk0   mm_bridge_peripheral
  clk
outclk0   onchip_memory
  clk1
outclk0   adc_ltc2308
  clock_sink
outclk1  
  clock_sink_adc


Parameters

generateLegacySim false
  

Software Assignments

(none)

jtag_uart

altera_avalon_jtag_uart v19.2.4
mm_bridge_peripheral m0   jtag_uart
  avalon_jtag_slave
iopll outclk0  
  clk
niosv_g platform_irq_rx  
  irq
reset_bridge out_reset  
  reset


Parameters

generateLegacySim false
  

Software Assignments

READ_DEPTH 64
READ_THRESHOLD 8
WRITE_DEPTH 64
WRITE_THRESHOLD 8

mm_bridge_peripheral

altera_avalon_mm_bridge v20.1.0
niosv_g data_manager   mm_bridge_peripheral
  s0
iopll outclk0  
  clk
reset_bridge out_reset  
  reset
m0   jtag_uart
  avalon_jtag_slave
m0   sysid_qsys
  control_slave
m0   pio_sw
  s1
m0   adc_ltc2308
  slave


Parameters

generateLegacySim false
  

Software Assignments

(none)

niosv_g

intel_niosv_g v2.2.0
iopll outclk0   niosv_g
  clk
reset_bridge out_reset  
  reset
data_manager   mm_bridge_peripheral
  s0
data_manager   onchip_memory
  s1
instruction_manager  
  s1
platform_irq_rx   pio_sw
  irq
platform_irq_rx   jtag_uart
  irq


Parameters

generateLegacySim false
  

Software Assignments

CPU_FREQ 100000000u
DATA_ADDR_WIDTH 32
DCACHE_LINE_SIZE 32
DCACHE_LINE_SIZE_LOG2 5
DCACHE_SIZE 4096
HAS_CSR_SUPPORT 1
HAS_DEBUG_STUB
ICACHE_LINE_SIZE 32
ICACHE_LINE_SIZE_LOG2 5
ICACHE_SIZE 4096
INST_ADDR_WIDTH 32
MTIME_OFFSET 0x00010000
NIOSV_CORE_VARIANT 3
NUM_GPR 32
RESET_ADDR 0x00040000
TICKS_PER_SEC no_quote(NIOSV_INTERNAL_TIMER_TICKS_PER_SECOND)
TIMER_DEVICE_TYPE 2

onchip_memory

intel_onchip_memory v1.4.8
niosv_g data_manager   onchip_memory
  s1
instruction_manager  
  s1
iopll outclk0  
  clk1
reset_bridge out_reset  
  reset1


Parameters

generateLegacySim false
  

Software Assignments

ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
CONTENTS_INFO ""
DUAL_PORT 0
GUI_RAM_BLOCK_TYPE AUTO
INIT_CONTENTS_FILE onchip_memory_onchip_memory
INIT_MEM_CONTENT 1
INSTANCE_ID NONE
NON_DEFAULT_INIT_FILE_ENABLED 0
RAM_BLOCK_TYPE AUTO
READ_DURING_WRITE_MODE DONT_CARE
SINGLE_CLOCK_OP 0
SIZE_MULTIPLE 1
SIZE_VALUE 262144
WRITABLE 1

pio_sw

altera_avalon_pio v19.2.3
mm_bridge_peripheral m0   pio_sw
  s1
iopll outclk0  
  clk
niosv_g platform_irq_rx  
  irq
reset_bridge out_reset  
  reset


Parameters

generateLegacySim false
  

Software Assignments

BIT_CLEARING_EDGE_REGISTER 0
BIT_MODIFYING_OUTPUT_REGISTER 0
CAPTURE 1
DATA_WIDTH 10
DO_TEST_BENCH_WIRING 1
DRIVEN_SIM_VALUE 0
EDGE_TYPE ANY
FREQ 100000000
HAS_IN 1
HAS_OUT 0
HAS_TRI 0
IRQ_TYPE EDGE
RESET_VALUE 0

reset_bridge

altera_reset_bridge v19.2.0
clock_in out_clk   reset_bridge
  clk
reset_release ninit_done  
  in_reset
reset_in out_reset  
  in_reset
out_reset   iopll
  reset
out_reset   niosv_g
  reset
out_reset   sysid_qsys
  reset
out_reset   jtag_uart
  reset
out_reset   pio_sw
  reset
out_reset   mm_bridge_peripheral
  reset
out_reset   onchip_memory
  reset1
out_reset   adc_ltc2308
  reset_sink


Parameters

generateLegacySim false
  

Software Assignments

(none)

reset_in

altera_reset_bridge v19.2.0
clock_in out_clk   reset_in
  clk
out_reset   reset_bridge
  in_reset


Parameters

generateLegacySim false
  

Software Assignments

(none)

reset_release

intel_user_rst_clkgate v1.0.0


Parameters

generateLegacySim false
  

Software Assignments

(none)

sysid_qsys

altera_avalon_sysid_qsys v19.1.6
mm_bridge_peripheral m0   sysid_qsys
  control_slave
iopll outclk0  
  clk
reset_bridge out_reset  
  reset


Parameters

generateLegacySim false
  

Software Assignments

ID 0
TIMESTAMP 0
generation took 0.00 seconds rendering took 0.02 seconds