golden top Board Configuration

golden top Board Configuration

               www.terasic.com

Copyright © 2003-2025 Terasic Inc. All Rights Reserved.

Pin Assignments:

CLOCK
Name Location Direction IO Standard
CLOCK0_50 K43 input 1.2-V
CLOCK1_50 A8 input 3.3-V LVCMOS

KEY
Name Location Direction IO Standard
KEY[0] K26 input 3.3-V LVCMOS
KEY[1] K27 input 3.3-V LVCMOS
KEY[2] BK10 input 3.3-V LVCMOS
KEY[3] W12 input 3.3-V LVCMOS

SW
Name Location Direction IO Standard
SW[0] A37 input 1.2-V
SW[1] B37 input 1.2-V
SW[2] B26 input 1.2-V
SW[3] A42 input 1.2-V
SW[4] K32 input 1.2-V
SW[5] A26 input 1.2-V
SW[6] B27 input 1.2-V
SW[7] A29 input 1.2-V
SW[8] D32 input 1.2-V
SW[9] A34 input 1.2-V

LED
Name Location Direction IO Standard
LEDR[0] B39 output 1.2-V
LEDR[1] B42 output 1.2-V
LEDR[2] K35 output 1.2-V
LEDR[3] F32 output 1.2-V
LEDR[4] A19 output 1.2-V
LEDR[5] B24 output 1.2-V
LEDR[6] A24 output 1.2-V
LEDR[7] A44 output 1.2-V
LEDR[8] B34 output 1.2-V
LEDR[9] D40 output 1.2-V

Seg7
Name Location Direction IO Standard
HEX0[0] L51 output 1.2-V
HEX0[1] J51 output 1.2-V
HEX0[2] G51 output 1.2-V
HEX0[3] J52 output 1.2-V
HEX0[4] M51 output 1.2-V
HEX0[5] M52 output 1.2-V
HEX0[6] R51 output 1.2-V
HEX1[0] F40 output 1.2-V
HEX1[1] K40 output 1.2-V
HEX1[2] N52 output 1.2-V
HEX1[3] V51 output 1.2-V
HEX1[4] R52 output 1.2-V
HEX1[5] V52 output 1.2-V
HEX1[6] G52 output 1.2-V
HEX2[0] H43 output 1.2-V
HEX2[1] F35 output 1.2-V
HEX2[2] A31 output 1.2-V
HEX2[3] B29 output 1.2-V
HEX2[4] H35 output 1.2-V
HEX2[5] BN24 output 1.8-V LVCMOS
HEX2[6] BN19 output 1.8-V LVCMOS
HEX3[0] BM22 output 1.8-V LVCMOS
HEX3[1] BH13 output 3.3-V LVCMOS
HEX3[2] BM3 output 3.3-V LVCMOS
HEX3[3] AY6 output 3.3-V LVCMOS
HEX3[4] AU6 output 3.3-V LVCMOS
HEX3[5] AU4 output 3.3-V LVCMOS
HEX3[6] AW12 output 3.3-V LVCMOS
HEX4[0] AT9 output 3.3-V LVCMOS
HEX4[1] AT12 output 3.3-V LVCMOS
HEX4[2] AP9 output 3.3-V LVCMOS
HEX4[3] BK7 output 3.3-V LVCMOS
HEX4[4] BM2 output 3.3-V LVCMOS
HEX4[5] BL2 output 3.3-V LVCMOS
HEX4[6] BH7 output 3.3-V LVCMOS
HEX5[0] BH3 output 3.3-V LVCMOS
HEX5[1] BF12 output 3.3-V LVCMOS
HEX5[2] BF9 output 3.3-V LVCMOS
HEX5[3] BB12 output 3.3-V LVCMOS
HEX5[4] BB9 output 3.3-V LVCMOS
HEX5[5] E2 output 3.3-V LVCMOS
HEX5[6] K3 output 3.3-V LVCMOS

SDRAM
Name Location Direction IO Standard
DRAM_CLK BK32 output 1.8-V LVCMOS
DRAM_CKE BH40 output 1.8-V LVCMOS
DRAM_ADDR[0] BN26 output 1.8-V LVCMOS
DRAM_ADDR[1] BH27 output 1.8-V LVCMOS
DRAM_ADDR[2] BM26 output 1.8-V LVCMOS
DRAM_ADDR[3] BH18 output 1.8-V LVCMOS
DRAM_ADDR[4] BH26 output 1.8-V LVCMOS
DRAM_ADDR[5] BK18 output 1.8-V LVCMOS
DRAM_ADDR[6] BH21 output 1.8-V LVCMOS
DRAM_ADDR[7] BH32 output 1.8-V LVCMOS
DRAM_ADDR[8] BK26 output 1.8-V LVCMOS
DRAM_ADDR[9] BH35 output 1.8-V LVCMOS
DRAM_ADDR[10] BN27 output 1.8-V LVCMOS
DRAM_ADDR[11] BN29 output 1.8-V LVCMOS
DRAM_ADDR[12] BM24 output 1.8-V LVCMOS
DRAM_BA[0] BH43 output 1.8-V LVCMOS
DRAM_BA[1] BM29 output 1.8-V LVCMOS
DRAM_DQ[0] BM51 inout 1.8-V LVCMOS
DRAM_DQ[1] BM50 inout 1.8-V LVCMOS
DRAM_DQ[2] BK50 inout 1.8-V LVCMOS
DRAM_DQ[3] BN47 inout 1.8-V LVCMOS
DRAM_DQ[4] BM47 inout 1.8-V LVCMOS
DRAM_DQ[5] BH50 inout 1.8-V LVCMOS
DRAM_DQ[6] BL51 inout 1.8-V LVCMOS
DRAM_DQ[7] BH46 inout 1.8-V LVCMOS
DRAM_DQ[8] BN37 inout 1.8-V LVCMOS
DRAM_DQ[9] BM37 inout 1.8-V LVCMOS
DRAM_DQ[10] BN39 inout 1.8-V LVCMOS
DRAM_DQ[11] BM44 inout 1.8-V LVCMOS
DRAM_DQ[12] BM42 inout 1.8-V LVCMOS
DRAM_DQ[13] BM45 inout 1.8-V LVCMOS
DRAM_DQ[14] BN42 inout 1.8-V LVCMOS
DRAM_DQ[15] BN45 inout 1.8-V LVCMOS
DRAM_DQ[16] BM9 inout 1.8-V LVCMOS
DRAM_DQ[17] BC1 inout 1.8-V LVCMOS
DRAM_DQ[18] BN5 inout 1.8-V LVCMOS
DRAM_DQ[19] BJ1 inout 1.8-V LVCMOS
DRAM_DQ[20] BJ2 inout 1.8-V LVCMOS
DRAM_DQ[21] BG2 inout 1.8-V LVCMOS
DRAM_DQ[22] BC2 inout 1.8-V LVCMOS
DRAM_DQ[23] BG1 inout 1.8-V LVCMOS
DRAM_DQ[24] BN8 inout 1.8-V LVCMOS
DRAM_DQ[25] BN11 inout 1.8-V LVCMOS
DRAM_DQ[26] BM8 inout 1.8-V LVCMOS
DRAM_DQ[27] BM14 inout 1.8-V LVCMOS
DRAM_DQ[28] BM11 inout 1.8-V LVCMOS
DRAM_DQ[29] BN16 inout 1.8-V LVCMOS
DRAM_DQ[30] BN14 inout 1.8-V LVCMOS
DRAM_DQ[31] BM19 inout 1.8-V LVCMOS
DRAM_CS_n BN34 output 1.8-V LVCMOS
DRAM_WE_n BM34 output 1.8-V LVCMOS
DRAM_CAS_n BK40 output 1.8-V LVCMOS
DRAM_RAS_n BM31 output 1.8-V LVCMOS
DRAM_DQM[0] BE4 output 1.8-V LVCMOS
DRAM_DQM[1] BA2 output 1.8-V LVCMOS
DRAM_DQM[2] BE6 output 1.8-V LVCMOS
DRAM_DQM[3] BD1 output 1.8-V LVCMOS

HDMI
Name Location Direction IO Standard
HDMI_LRCLK L1 inout 3.3-V LVCMOS
HDMI_MCLK T6 inout 3.3-V LVCMOS
HDMI_SCLK J2 inout 3.3-V LVCMOS
HDMI_TX_CLK A22 output 1.2-V
HDMI_TX_HS V1 output 3.3-V LVCMOS
HDMI_TX_VS R2 output 3.3-V LVCMOS
HDMI_TX_D[0] AC2 output 3.3-V LVCMOS
HDMI_TX_D[1] N1 output 3.3-V LVCMOS
HDMI_TX_D[2] P4 output 3.3-V LVCMOS
HDMI_TX_D[3] V2 output 3.3-V LVCMOS
HDMI_TX_D[4] P6 output 3.3-V LVCMOS
HDMI_TX_D[5] AA6 output 3.3-V LVCMOS
HDMI_TX_D[6] AD6 output 3.3-V LVCMOS
HDMI_TX_D[7] AA4 output 3.3-V LVCMOS
HDMI_TX_D[8] AB9 output 3.3-V LVCMOS
HDMI_TX_D[9] AC1 output 3.3-V LVCMOS
HDMI_TX_D[10] AF2 output 3.3-V LVCMOS
HDMI_TX_D[11] AF1 output 3.3-V LVCMOS
HDMI_TX_D[12] AG2 output 3.3-V LVCMOS
HDMI_TX_D[13] AK1 output 3.3-V LVCMOS
HDMI_TX_D[14] AK2 output 3.3-V LVCMOS
HDMI_TX_D[15] AM6 output 3.3-V LVCMOS
HDMI_TX_D[16] AR1 output 3.3-V LVCMOS
HDMI_TX_D[17] AR2 output 3.3-V LVCMOS
HDMI_TX_D[18] AV1 output 3.3-V LVCMOS
HDMI_TX_D[19] AE12 output 3.3-V LVCMOS
HDMI_TX_D[20] AH9 output 3.3-V LVCMOS
HDMI_TX_D[21] AJ4 output 3.3-V LVCMOS
HDMI_TX_D[22] AJ6 output 3.3-V LVCMOS
HDMI_TX_D[23] AH12 output 3.3-V LVCMOS
HDMI_TX_DE Y1 output 3.3-V LVCMOS
HDMI_TX_INT AL12 input 3.3-V LVCMOS
HDMI_I2S0 M1 inout 3.3-V LVCMOS

CAM
Name Location Direction IO Standard
CAM_CLK_p B45 input DPHY
CAM_CLK_n A45 input DPHY
CAM_D_p[0] B47 input DPHY
CAM_D_p[1] B50 input DPHY
CAM_D_n[0] A47 input DPHY
CAM_D_n[1] B51 input DPHY
CAM_I2C_SCL AL9 inout 3.3-V LVCMOS
CAM_I2C_SDA AV2 inout 3.3-V LVCMOS
CAM_GPIO AN1 inout 3.3-V LVCMOS
CAM_RZQ1 F43 input 1.2-V

I2C for HDMI and ADC
Name Location Direction IO Standard
FPGA_I2C_SCL M2 inout 3.3-V LVCMOS
FPGA_I2C_SDA N2 inout 3.3-V LVCMOS
FPGA_UART_TX J1 output 3.3-V LVCMOS
FPGA_UART_RX BH10 input 3.3-V LVCMOS

GPIO
Name Location Direction IO Standard
GPIO_D[0] B3 inout 3.3-V LVCMOS
GPIO_D[1] C2 inout 3.3-V LVCMOS
GPIO_D[2] D18 inout 3.3-V LVCMOS
GPIO_D[3] F3 inout 3.3-V LVCMOS
GPIO_D[4] W9 inout 3.3-V LVCMOS
GPIO_D[5] K7 inout 3.3-V LVCMOS
GPIO_D[6] F7 inout 3.3-V LVCMOS
GPIO_D[7] H7 inout 3.3-V LVCMOS
GPIO_D[8] B8 inout 3.3-V LVCMOS
GPIO_D[9] B5 inout 3.3-V LVCMOS
GPIO_D[10] K10 inout 3.3-V LVCMOS
GPIO_D[11] F10 inout 3.3-V LVCMOS
GPIO_D[12] F13 inout 3.3-V LVCMOS
GPIO_D[13] D10 inout 3.3-V LVCMOS
GPIO_D[14] K13 inout 3.3-V LVCMOS
GPIO_D[15] H13 inout 3.3-V LVCMOS
GPIO_D[16] U9 inout 3.3-V LVCMOS
GPIO_D[17] D3 inout 3.3-V LVCMOS
GPIO_D[18] B11 inout 3.3-V LVCMOS
GPIO_D[19] A9 inout 3.3-V LVCMOS
GPIO_D[20] B14 inout 3.3-V LVCMOS
GPIO_D[21] A11 inout 3.3-V LVCMOS
GPIO_D[22] U12 inout 3.3-V LVCMOS
GPIO_D[23] A14 inout 3.3-V LVCMOS
GPIO_D[24] B19 inout 3.3-V LVCMOS
GPIO_D[25] B16 inout 3.3-V LVCMOS
GPIO_D[26] F18 inout 3.3-V LVCMOS
GPIO_D[27] P9 inout 3.3-V LVCMOS
GPIO_D[28] F26 inout 3.3-V LVCMOS
GPIO_D[29] D26 inout 3.3-V LVCMOS
GPIO_D[30] K21 inout 3.3-V LVCMOS
GPIO_D[31] F21 inout 3.3-V LVCMOS
GPIO_D[32] H27 inout 3.3-V LVCMOS
GPIO_D[33] H21 inout 3.3-V LVCMOS
GPIO_D[34] K18 inout 3.3-V LVCMOS
GPIO_D[35] F27 inout 3.3-V LVCMOS