lvds_bottom

2025.10.22.11:58:05 Datasheet
Overview

Memory Map

intel_lvds_0

intel_lvds v24.0.0


Parameters

DUPLEX_MODE RX_DPA-FIFO
IO_STANDARD tds_1p3
USE_EXTERNAL_PLL false
CUSTOM_PIN_BYTE_ASSIGNMENT true
NUM_CHANNELS_TX 4
NUM_CHANNELS_RX 4
J_FACTOR 4
DATA_RATE 1250.0
INCLOCK_FREQUENCY 100.0
ENABLE_PERMIT_CAL false
ACTUAL_INCLOCK_FREQUENCY 100.0
RX_USE_BITSLIP true
RX_INCLOCK_PHASE_SHIFT 0.0
RX_RCCS_VAL 0.0
RX_BITSLIP_USE_RESET false
RX_BITSLIP_ASSERT_MAX false
RX_DPA_USE_RESET true
RX_DPA_USE_HOLD false
RX_FIFO_USE_RESET true
RX_INCLOCK_PHASE_SHIFT_ACTUAL 0.0
TX_USE_OUTCLOCK false
TX_OUTCLOCK_DIVISION 2
TX_OUTCLOCK_PHASE_SHIFT 0
TX_OUTCLOCK_PHASE_SHIFT_ACTUAL 0
TX_CH_0_BYTE_USR 03
TX_CH_0_PIN_USR 0607
RX_CH_0_BYTE_USR 03
RX_CH_0_PIN_USR 0203
TX_CH_1_BYTE_USR 02
TX_CH_1_PIN_USR 1011
RX_CH_1_BYTE_USR 03
RX_CH_1_PIN_USR 0405
TX_CH_2_BYTE_USR 02
TX_CH_2_PIN_USR 0809
RX_CH_2_BYTE_USR 03
RX_CH_2_PIN_USR 0001
TX_CH_3_BYTE_USR 03
TX_CH_3_PIN_USR 1011
RX_CH_3_BYTE_USR 03
RX_CH_3_PIN_USR 0809
PLL_SPEED_GRADE 4
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

(none)
generation took 0.00 seconds rendering took 0.03 seconds