EMIF_LPDDR4

2025.10.08.15:32:18 Datasheet
Overview
Memory Map
  emif_lpddr4a
s0_axi4 
s0_axi4lite 
  emif_lpddr4b
s0_axi4 
s0_axi4lite 
  emif_lpddr4c
s0_axi4 
s0_axi4lite 

clock_310m

altera_clock_bridge v19.2.0
iopll outclk0   clock_310m
  in_clk


Parameters

generateLegacySim false
  

Software Assignments

(none)

emif_lpddr4a

emif_io96b_lpddr4 v4.1.0
iopll outclk0   emif_lpddr4a
  s0_axi4_clock_in
reset_bridge out_reset  
  core_init_n


Parameters

generateLegacySim false
  

Software Assignments

(none)

emif_lpddr4b

emif_io96b_lpddr4 v4.1.0
iopll outclk0   emif_lpddr4b
  s0_axi4_clock_in
reset_bridge out_reset  
  core_init_n


Parameters

generateLegacySim false
  

Software Assignments

(none)

emif_lpddr4c

emif_io96b_lpddr4 v4.1.0
iopll outclk0   emif_lpddr4c
  s0_axi4_clock_in
reset_bridge out_reset  
  core_init_n


Parameters

generateLegacySim false
  

Software Assignments

(none)

iopll

altera_iopll v21.0.0


Parameters

generateLegacySim false
  

Software Assignments

(none)

reset_bridge

altera_reset_bridge v19.2.0
iopll outclk0   reset_bridge
  clk
out_reset   emif_lpddr4a
  core_init_n
out_reset   emif_lpddr4b
  core_init_n
out_reset   emif_lpddr4c
  core_init_n


Parameters

generateLegacySim false
  

Software Assignments

(none)
generation took 0.00 seconds rendering took 0.03 seconds