



Intel Agilex[®] 5 FPGAs and SoCs Device Data Sheet

 [Send Feedback](#)

772362

2023.08.11

Preliminary Documentation - Subject to Change



Contents

Intel Agilex® 5 FPGAs and SoCs Device Data Sheet.....	3
Electrical Characteristics.....	4
Operating Conditions.....	4
Switching Characteristics.....	55
Core Performance Specifications.....	55
Periphery Performance Specifications.....	71
GTS Transceiver Performance Specifications.....	86
HPS Performance Specifications.....	97
Configuration Specifications.....	156
General Configuration Timing Specifications.....	156
POR Specifications.....	157
External Configuration Clock Source Requirements.....	158
JTAG Configuration Timing.....	158
AS Configuration Timing.....	160
Avalon Streaming Configuration Timing.....	162
Configuration Bit Stream Sizes.....	164
I/O Timing.....	164
Programmable IOE Delay.....	165
Glossary.....	165
Document Revision History for the Intel Agilex 5 FPGAs and SoCs Device Data Sheet.....	170



Intel Agilex® 5 FPGAs and SoCs Device Data Sheet

This data sheet describes the electrical characteristics, switching characteristics, configuration specifications, and timing.

Until the data sheet status for a device reaches Final, the specifications are subject to change at any time and at Intel's discretion.

Table 1. Data Sheet Status for Intel Agilex® 5 FPGAs and SoCs

Devices	Status
All devices	Preliminary

The following descriptors designate the status level currently applicable to the relevant variant:

- Advance: These are target specifications based on simulation.
- Preliminary: These specifications are based on simulation, early validation, and/or early characterization data.
- Final: These are production specifications based on silicon validation and/or characterization.

Table 2. Device Grades, Core Speed Grades, and Power Options Supported

For specification status, see the *Data Sheet Status* table

Series	Device Group	Temperature Grade	Speed Grade and Power Option Supported
D	A	Extended / Industrial	-1V (fastest)
			-2V
			-3V
E	A	Extended / Industrial	-1V (fastest)
			-2V
continued...			

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.



Series	Device Group	Temperature Grade	Speed Grade and Power Option Supported
	B	Extended / Industrial	-2E
			-3V
			-4S (fastest)
			-5S
			-6S
			-6X

The suffix after the speed grade denotes the power options offered.

- V—standard power (VID)
- E—low power (VID)
- S—standard power (fixed voltage)
- X—low power (fixed voltage)

Electrical Characteristics

Operating Conditions

The devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the devices, you must consider the operating requirements described in this section.

Absolute Maximum Ratings

This section defines the maximum operating conditions. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

Caution:

Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.



Table 3. D-Series FPGAs Absolute Maximum Ratings

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Minimum	Maximum	Unit
V _{CC}	Core voltage supply	—	−0.5	1.21	V
V _{CCP}	Periphery supply voltage for the I/O banks	—	−0.5	1.21	V
V _{CCH_SDM}	SDM block AIB I/O supply voltage sense	—	−0.5	1.07	V
V _{CCPT}	Power supply for I/O, DTS, SDM, and system PLL	—	−0.5	2.08	V
V _{CCRCORE}	Power supply for programmable power technology	—	−0.5	1.64	V
V _{CCBAT}	Battery back-up power supply (for design security volatile key register)	—	−0.5	2.08	V
V _{CCIO_PIO_SDM}	SDM block I/O supply voltage sense of bank 3A	1.00 V	−0.5	1.365	V
		1.05 V	−0.5	1.43	V
		1.1 V	−0.5	1.5	V
		1.2 V	−0.5	1.64	V
		1.3 V	−0.5	1.74	V
V _{CCIO_SDM}	I/O digital supply voltage sense in SDM block	—	−0.5	1.21	V
V _{CCIO_SDM}	SDM block configuration pins power supply	—	−0.5	2.08	V
V _{CCL_ADC_SDM}	Periphery digital supply voltage sense to ADC, senses HPS digital supply on HPS devices, core supply on non-HPS devices	—	−0.5	1.21	V
V _{CCL_SDM}	SDM digital power supply	—	−0.5	1.07	V
continued...					



Symbol	Description	Condition	Minimum	Maximum	Unit
V _{CC_HSSI} [L1, R4]	Transceiver, system PLL, and hard IP digital power supply	—	−0.5	1.07	V
V _{CCPLLDIG_SDM}	SDM block PLL digital power supply	—	−0.5	1.07	V
V _{CCPLL_SDM}	SDM block PLL analog power supply	—	−0.5	2.08	V
V _{CCFUSEWR_SDM}	Fuse block writing power supply	—	−0.5	2.08	V
V _{CCADC}	ADC voltage sensor power supply	—	−0.5	2.08	V
V _{CCL_HPS}	HPS DSU voltage and periphery circuitry power supply	—	−0.5	1.21	V
V _{CCL_HPS_CORE0_CORE1}	HPS A55 cores power rail	—	−0.5	1.21	V
V _{CCL_HPS_CORE2}	HPS A76 core power rail	—	−0.5	1.21	V
V _{CCL_HPS_CORE3}	HPS A76 core power rail	—	−0.5	1.21	V
V _{CCPLLDIG1_HPS}	HPS PLL1 digital power supply	—	−0.5	1.21	V
V _{CCPLLDIG2_HPS}	HPS PLL2 digital power supply	—	−0.5	1.21	V
V _{CCPLL1_HPS}	HPS PLL1 analog power supply	—	−0.5	2.08	V
V _{CCPLL2_HPS}	HPS PLL2 analog power supply	—	−0.5	2.08	V
V _{CCIO_HPS}	HPS I/O buffers power supply	—	−0.5	2.08	V
V _{CCSHT_GTS} [L1, R4][A, B, C, D]	Transceiver PMA, TX PLL, transceiver reference clock, and global reference clock high-voltage analog power supply	—	−0.5	2.08	V
continued...					

Symbol	Description	Condition	Minimum	Maximum	Unit
V _{CCERT_GTS} [L1, R4][A, B, C, D]	Transceiver PMA, transceiver reference clock, and global reference clock low-voltage analog power supply	—	−0.5	1.34	V
V _{CCIO_PIO}	HSIO bank power supply	V _{CCIO_PIO} = 1.0 V	−0.5	1.365	V
		V _{CCIO_PIO} = 1.05 V	−0.5	1.43	V
		V _{CCIO_PIO} = 1.1 V	−0.5	1.5	V
		V _{CCIO_PIO} = 1.2 V	−0.5	1.64	V
		V _{CCIO_PIO} = 1.3 V	−0.5	1.74	V
V _{CCIO_HVIO}	HVIO bank power supply	V _{CCIO_HVIO} = 3.3 V	−0.5	3.74	V
		V _{CCIO_HVIO} = 2.5 V	−0.5	2.83	V
		V _{CCIO_HVIO} = 1.8 V	−0.5	2.04	V
V _{CCPT_HVIO}	Supply voltage for 1.8 V I/O	—	−0.5	2.04	V
V _I	DC input voltage	V _{CCIO_PIO} = 1.0 V ⁽¹⁾ ⁽²⁾	−0.3	V _{CCIO_PIO} (MAX) + 0.25	V
		V _{CCIO_PIO} = 1.05 V ⁽¹⁾ ⁽²⁾	−0.3	V _{CCIO_PIO} (MAX) + 0.25	V
		V _{CCIO_PIO} = 1.1 V ⁽¹⁾ ⁽²⁾	−0.3	V _{CCIO_PIO} (MAX) + 0.25	V
		V _{CCIO_PIO} = 1.2 V ⁽¹⁾ ⁽²⁾	−0.3	V _{CCIO_PIO} (MAX) + 0.25	V
		V _{CCIO_PIO} = 1.3 V ⁽¹⁾ ⁽²⁾	−0.3	V _{CCIO_PIO} (MAX) + 0.25	V
		V _{CCIO_SDM} = 1.8 V	−0.3	V _{CCIO_SDM} (MAX) + 0.3	V
		V _{CCIO_HPS} = 1.8 V	−0.3	V _{CCIO_HPS} (MAX) + 0.3	V
		V _{CCIO_HVIO} = 1.8 V, 2.5 V, 3.3 V	−0.3	V _{CCIO_HVIO} (MAX) + 0.3	V

continued...

⁽¹⁾ Applies to LVCMOS I/O standards only. For true differential input, refer to the V_{ICM(min)}, V_{ICM(max)}, and V_{ID(max)} specifications.

⁽²⁾ For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the V_{I(DC)} for the LVCMOS input can go up to V_{CCIO_PIO}(MAX) + 0.3 V.

Symbol	Description	Condition	Minimum	Maximum	Unit
$I_{OUT}^{(3)} \text{ (4)}$	DC output current per pin	$V_{CCIO_PIO} = 1.0 \text{ V}, 1.05 \text{ V}, 1.1 \text{ V}, 1.2 \text{ V}, 1.3 \text{ V}^{(5)} \text{ (6)}$	-7.5	7.5	mA
		$V_{CCIO_SDM}, V_{CCIO_HPS} = 1.8 \text{ V}^{(7)}$	-20	20	mA
		$V_{CCIO_HVIO} = 1.8 \text{ V}, 2.5 \text{ V}, 3.3 \text{ V}^{(8)}$	-10	10	mA
$T_J^{(9)}$	Absolute junction temperature	—	-40	125	°C
T_{STG}	Storage temperature	—	-55	150	°C

(3) Total current per I/O bank must not exceed 100 mA.

(4) Applies to all I/O standards and settings supported by I/O banks, including single-ended and differential I/Os.

(5) The maximum current allowed through any HSIO bank pin during power-up/power-down conditions is 10 mA. Pin voltage during these conditions should not exceed 1.2 V or the V_{CCIO_PIO} supply rail of the bank where the I/O pin resides in, whichever is the lower voltage. While this device is not turned on, the I/O pin should be tri-stated or not driven with any external voltages.

(6) The DC output current per pin may exceed 7.5 mA with a duration limit. For more details, refer to the related information.

(7) The maximum current allowed through any HPS/SDM pin when the device is not turned on or during power-up/power-down conditions is 10 mA. Pin voltage during these conditions should not exceed V_{CCIO_HPS} or V_{CCIO_SDM} supply rail of the bank where the I/O pin resides in.

(8) The maximum current allowed through any HVIO pin when the device is not turned on or during power-up/power-down conditions is 10 mA. Pin voltage during these conditions should not exceed V_{CCIO_HVIO} supply rail of the bank where the I/O pin resides in.

(9) When using the device at $T_J = 100^\circ\text{C}$, the device can operate under the recommended operating conditions over a minimum device lifetime of 11.4 years.

Table 4. E-Series FPGAs Absolute Maximum Ratings

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Minimum	Maximum	Unit
V _{CC}	Core voltage supply	SmartVID: -1V, -2V, -2E, -3V	-0.5	1.21	V
		Fixed voltage: -4S	-0.5	1.07	V
		Fixed voltage: -5S, -6S, -6X	-0.5	1.004	V
V _{CCP}	Periphery supply voltage for the I/O banks	SmartVID: -1V, -2V, -2E, -3V	-0.5	1.21	V
		Fixed voltage: -4S, -5S, -6S, -6X	-0.5	1.07	V
V _{CCH_SDM}	SDM block AIB I/O supply voltage sense	Fixed Voltage: -4S	-0.5	1.07	V
		Fixed voltage: -5S, -6S, -6X	-0.5	1.004	V
V _{CCPT}	Power supply for I/O, DTS, SDM, and system PLL	—	-0.5	2.08	V
V _{CCRCORE}	Power supply for programmable power technology	—	-0.5	1.64	V
V _{CCBAT}	Battery back-up power supply (for design security volatile key register)	—	-0.5	2.08	V
V _{CCIO_PIO_SDM}	SDM block I/O supply voltage sense of bank 3A	1.00 V	-0.5	1.365	V
		1.05 V	-0.5	1.43	V
		1.1 V	-0.5	1.5	V
		1.2 V	-0.5	1.64	V
		1.3 V	-0.5	1.74	V
V _{CC_IO_SDM}	I/O digital supply voltage sense in SDM block	SmartVID: -1V, -2V, -2E, -3V	-0.5	1.21	V
		Fixed voltage: -4S, -5S, -6S, -6X	-0.5	1.07	V
continued...					

Symbol	Description	Condition	Minimum	Maximum	Unit
V _{CCIO_SDM}	SDM block configuration pins power supply	—	−0.5	2.08	V
V _{CCL_ADC_SDM}	Periphery digital supply voltage sense to ADC, senses HPS digital supply on HPS devices, core supply on non-HPS devices	SmartVID: −1V, −2V, −2E, −3V	−0.5	1.21	V
		Fixed voltage: −4S	−0.5	1.07	V
		Fixed voltage: −5S, −6S, −6X	−0.5	1.004	V
V _{CCL_SDM}	SDM digital power supply	Fixed voltage: −4S	−0.5	1.07	V
		Fixed voltage: −5S, −6S, −6X	−0.5	1.004	V
V _{CC_HSSI_[L1, R4]}	Transceiver, system PLL, and hard IP digital power supply	Fixed voltage: −4S	−0.5	1.07	V
		Fixed voltage: −5S, −6S, −6X	−0.5	1.004	V
V _{CCPLLDIG_SDM}	SDM block PLL digital power supply	Fixed voltage: −4S	−0.5	1.07	V
		Fixed voltage: −5S, −6S, −6X	−0.5	1.004	V
V _{CCPLL_SDM}	SDM block PLL analog power supply	—	−0.5	2.08	V
V _{CCFUSEWR_SDM}	Fuse block writing power supply	—	−0.5	2.08	V
V _{CCADC}	ADC voltage sensor power supply	—	−0.5	2.08	V
V _{CCL_HPS}	HPS DSU voltage and periphery circuitry power supply	SmartVID: −1V, −2V, −2E, −3V	−0.5	1.21	V
		Fixed voltage: −4S	−0.5	1.07	V
		Fixed voltage: −5S, −6S, −6X	−0.5	1.004	V
V _{CCL_HPS_CORE0_CORE1}	HPS A55 cores power rail	SmartVID: −1V, −2V, −2E, −3V	−0.5	1.21	V
		Fixed voltage: −4S	−0.5	1.07	V
continued...					

Symbol	Description	Condition	Minimum	Maximum	Unit
		Fixed voltage: -5S, -6S, -6X	-0.5	1.004	V
V _{CCL_HPS_CORE2}	HPS A76 core power rail	SmartVID: -1V, -2V, -2E, -3V	-0.5	1.21	V
		Fixed voltage: -4S	-0.5	1.07	V
		Fixed voltage: -5S, -6S, -6X	-0.5	1.004	V
V _{CCL_HPS_CORE3}	HPS A76 core power rail	SmartVID: -1V, -2V, -2E, -3V	-0.5	1.21	V
		Fixed voltage: -4S	-0.5	1.07	V
		Fixed voltage: -5S, -6S, -6X	-0.5	1.004	V
V _{CCPLLDIG1_HPS}	HPS PLL1 digital power supply	SmartVID: -1V, -2V, -2E, -3V	-0.5	1.21	V
		Fixed voltage: -4S	-0.5	1.07	V
		Fixed voltage: -5S, -6S, -6X	-0.5	1.004	V
V _{CCPLLDIG2_HPS}	HPS PLL2 digital power supply	SmartVID: -1V, -2V, -2E, -3V	-0.5	1.21	V
		Fixed voltage: -4S	-0.5	1.07	V
		Fixed voltage: -5S, -6S, -6X	-0.5	1.004	V
V _{CCPLL1_HPS}	HPS PLL1 analog power supply	—	-0.5	2.08	V
V _{CCPLL2_HPS}	HPS PLL2 analog power supply	—	-0.5	2.08	V
V _{CCIO_HPS}	HPS I/O buffers power supply	—	-0.5	2.08	V
continued...					

Symbol	Description	Condition	Minimum	Maximum	Unit
V _{CCEHT_GTS} [L1, R4][A, B, C]	Transceiver PMA, TX PLL, transceiver reference clock, and global reference clock high-voltage analog power supply	—	−0.5	2.08	V
V _{CCERT_GTS} [L1, R4][A, B, C]	Transceiver PMA, transceiver reference clock, and global reference clock low-voltage analog power supply	—	−0.5	1.34	V
V _{CCIO_PIO}	HSIO bank power supply	V _{CCIO_PIO} = 1.0 V	−0.5	1.365	V
		V _{CCIO_PIO} = 1.05 V	−0.5	1.43	V
		V _{CCIO_PIO} = 1.1 V	−0.5	1.5	V
		V _{CCIO_PIO} = 1.2 V	−0.5	1.64	V
		V _{CCIO_PIO} = 1.3 V	−0.5	1.74	V
V _{CCIO_HVIO}	HVIO bank power supply	V _{CCIO_HVIO} = 3.3 V	−0.5	3.74	V
		V _{CCIO_HVIO} = 2.5 V	−0.5	2.83	V
		V _{CCIO_HVIO} = 1.8 V	−0.5	2.04	V
V _{CCPT_HVIO}	Supply voltage for 1.8 V I/O	—	−0.5	2.04	V
V _I	DC input voltage	V _{CCIO_PIO} = 1.0 V ⁽¹⁰⁾ ⁽¹¹⁾	−0.3	V _{CCIO_PIO(MAX)} + 0.25	V
		V _{CCIO_PIO} = 1.05 V ⁽¹⁰⁾ ⁽¹¹⁾	−0.3	V _{CCIO_PIO(MAX)} + 0.25	V
		V _{CCIO_PIO} = 1.1 V ⁽¹⁰⁾ ⁽¹¹⁾	−0.3	V _{CCIO_PIO(MAX)} + 0.25	V
		V _{CCIO_PIO} = 1.2 V ⁽¹⁰⁾ ⁽¹¹⁾	−0.3	V _{CCIO_PIO(MAX)} + 0.25	V
		V _{CCIO_PIO} = 1.3 V ⁽¹⁰⁾ ⁽¹¹⁾	−0.3	V _{CCIO_PIO(MAX)} + 0.25	V

continued...

⁽¹⁰⁾ Applies to LVCMOS I/O standards only. For true differential input, refer to the V_{ICM(min)}, V_{ICM(max)}, and V_{ID(max)} specifications.

⁽¹¹⁾ For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the V_{I(DC)} for the LVCMOS input can go up to V_{CCIO_PIO(MAX)} + 0.3 V.

Symbol	Description	Condition	Minimum	Maximum	Unit
		$V_{CCIO_SDM} = 1.8\text{ V}$	-0.3	$V_{CCIO_SDM(MAX)} + 0.3$	V
		$V_{CCIO_HPS} = 1.8\text{ V}$	-0.3	$V_{CCIO_HPS(MAX)} + 0.3$	V
		$V_{CCIO_HVIO} = 1.8\text{ V}, 2.5\text{ V}, 3.3\text{ V}$	-0.3	$V_{CCIO_HVIO(MAX)} + 0.3$	V
$I_{OUT}^{(12)}^{(13)}$	DC output current per pin	$V_{CCIO_PIO} = 1.0\text{ V}, 1.05\text{ V}, 1.1\text{ V}, 1.2\text{ V}, 1.3\text{ V}^{(14)}^{(15)}$	-7.5	7.5	mA
		$V_{CCIO_SDM}, V_{CCIO_HPS} = 1.8\text{ V}^{(16)}$	-20	20	mA
		$V_{CCIO_HVIO} = 1.8\text{ V}, 2.5\text{ V}, 3.3\text{ V}^{(17)}$	-10	10	mA
$T_J^{(18)}$	Absolute junction temperature	—	-40	125	°C
T_{STG}	Storage temperature	—	-55	150	°C

(12) Total current per I/O bank must not exceed 100 mA.

(13) Applies to all I/O standards and settings supported by I/O banks, including single-ended and differential I/Os.

(14) The maximum current allowed through any HSIO bank pin during power-up/power-down conditions is 10 mA. Pin voltage during these conditions should not exceed 1.2 V or the V_{CCIO_PIO} supply rail of the bank where the I/O pin resides in, whichever is the lower voltage. While this device is not turned on, the I/O pin should be tri-stated or not driven with any external voltages.

(15) The DC output current per pin may exceed 7.5 mA with a duration limit. For more details, refer to the related information.

(16) The maximum current allowed through any HPS/SDM pin when the device is not turned on or during power-up/power-down conditions is 10 mA. Pin voltage during these conditions should not exceed V_{CCIO_HPS} or V_{CCIO_SDM} supply rail of the bank where the I/O pin resides in.

(17) The maximum current allowed through any HVIO pin when the device is not turned on or during power-up/power-down conditions is 10 mA. Pin voltage during these conditions should not exceed V_{CCIO_HVIO} supply rail of the bank where the I/O pin resides in.

(18) When using the device at $T_J = 100^\circ\text{C}$, the device can operate under the recommended operating conditions over a minimum device lifetime of 11.4 years.



Related Information

- [Recommended Operating Conditions](#) on page 19
- [I/O Standard Specifications](#) on page 41

Maximum Allowed Overshoot and Undershoot Voltage

During transitions, the toggling input data or clock signals may overshoot to the voltage listed in the following tables and undershoot to the following limits for input currents less than 100 mA and periods shorter than 20 ns.

- Undershoot limit of -1.1 V when using V_{CCIO_HPS} or V_{CCIO_SDM} of 1.8 V.
- Undershoot limit of -0.3 V when using V_{CCIO_PIO} of 1.3 V, 1.2 V, 1.1 V, 1.05 V, and 1.0 V.

No overshooting beyond 1.602 V and undershooting below 0.273 V is allowed when using True Differential Signaling I/O standard at $V_{CCIO_PIO} = 1.3$ V.

No overshooting beyond 1.177 V and undershooting below 0.573 V is allowed when using True Differential Signaling I/O standard at $V_{CCIO_PIO} = 1.2$ V, 1.1 V, and 1.05 V.

The maximum allowed overshoot duration is specified as a percentage of high time (calculated as $([\Delta T]/T) \times 100$) over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

Table 5. Maximum Allowed Overshoot During Transitions for 1.0 V I/O in HSIO Bank

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Overshoot Duration as % at $T_j = 100^\circ\text{C}$	Unit
V_i (AC)	AC input voltage	$V_{CCIO_PIO} + 0.25$	100	%
		$V_{CCIO_PIO} + 0.30^{(19)}$	30	%
		$V_{CCIO_PIO} + 0.35$	4	%
		$> V_{CCIO_PIO} + 0.40$	No overshoot allowed	%

⁽¹⁹⁾ For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the V_i (AC) for the LVCMOS input can go up to $V_{CCIO_PIO} + 0.3$ V at an overshoot duration of 100%.

Table 6. Maximum Allowed Overshoot During Transitions for 1.05 V I/O in HSIO Bank

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Overshoot Duration as % at $T_J = 100^\circ\text{C}$	Unit
V_i (AC)	AC input voltage	$V_{CCIO_PIO} + 0.25$	100	%
		$V_{CCIO_PIO} + 0.30^{(20)}$	30	%
		$V_{CCIO_PIO} + 0.35$	4	%
		$> V_{CCIO_PIO} + 0.40$	No overshoot allowed	%

Table 7. Maximum Allowed Overshoot During Transitions for 1.1 V I/O in HSIO Bank

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Overshoot Duration as % at $T_J = 100^\circ\text{C}$	Unit
V_i (AC)	AC input voltage	$V_{CCIO_PIO} + 0.25$	100	%
		$V_{CCIO_PIO} + 0.30^{(21)}$	30	%
		$V_{CCIO_PIO} + 0.35$	4	%
		$> V_{CCIO_PIO} + 0.40$	No overshoot allowed	%

⁽²⁰⁾ For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the V_i (AC) for the LVCMOS input can go up to $V_{CCIO_PIO} + 0.3$ V at an overshoot duration of 100%.

⁽²¹⁾ For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the V_i (AC) for the LVCMOS input can go up to $V_{CCIO_PIO} + 0.3$ V at an overshoot duration of 100%.

Table 8. Maximum Allowed Overshoot During Transitions for 1.2 V I/O in HSIO Bank

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Overshoot Duration as % at $T_j = 100^\circ\text{C}$	Unit
V_i (AC)	AC input voltage	$V_{\text{CCIO_PIO}} + 0.25$	100	%
		$V_{\text{CCIO_PIO}} + 0.30^{(22)}$	30	%
		$V_{\text{CCIO_PIO}} + 0.35$	4	%
		$> V_{\text{CCIO_PIO}} + 0.40$	No overshoot allowed	%

Table 9. Maximum Allowed Overshoot During Transitions for 1.3 V I/O in HSIO Bank

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Overshoot Duration as % at $T_j = 100^\circ\text{C}$	Unit
V_i (AC)	AC input voltage	$V_{\text{CCIO_PIO}} + 0.25$	100	%
		$V_{\text{CCIO_PIO}} + 0.30^{(23)}$	65	%
		$V_{\text{CCIO_PIO}} + 0.35$	7	%
		$> V_{\text{CCIO_PIO}} + 0.40$	No overshoot allowed	%

⁽²²⁾ For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the V_i (AC) for the LVCMOS input can go up to $V_{\text{CCIO_PIO}} + 0.3$ V at an overshoot duration of 100%.

⁽²³⁾ For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the V_i (AC) for the LVCMOS input can go up to $V_{\text{CCIO_PIO}} + 0.3$ V at an overshoot duration of 100%.

Table 10. Maximum Allowed Overshoot During Transitions for 1.8 V I/O in HPS and SDM I/O Banks

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Overshoot Duration as % at T _J = 100°C	Unit
V _i (AC)	AC input voltage	V _{CCIO_SDM} + 0.30, V _{CCIO_HPS} + 0.30	100	%
		V _{CCIO_SDM} + 0.35, V _{CCIO_HPS} + 0.35	60	%
		V _{CCIO_SDM} + 0.40, V _{CCIO_HPS} + 0.40	30	%
		V _{CCIO_SDM} + 0.45, V _{CCIO_HPS} + 0.45	20	%
		V _{CCIO_SDM} + 0.50, V _{CCIO_HPS} + 0.50	10	%
		V _{CCIO_SDM} + 0.55, V _{CCIO_HPS} + 0.55	6	%
		> V _{CCIO_SDM} + 0.55, > V _{CCIO_HPS} + 0.55	No overshoot allowed	%

Table 11. Maximum Allowed Overshoot During Transitions for 1.8 V, 2.5 V, and 3.3 V in HVIO Bank


This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Overshoot Duration as % at T _J = 100°C	Unit
V _i (AC)	AC input voltage	V _{CCIO_HVIO} + 0.30	100	%
		V _{CCIO_HVIO} + 0.35	42	%
		V _{CCIO_HVIO} + 0.40	18	%
		V _{CCIO_HVIO} + 0.45	9	%
		V _{CCIO_HVIO} + 0.50	4	%
		> V _{CCIO_HVIO} + 0.55	No overshoot allow	%

For example, when using 1.2 V I/O standard with 1.26 V V_{CCIO_PIO} , a signal that overshoots to 1.61 V can only be at 1.61 V for ~4% over the lifetime of the device. For an overshoot of 1.51 V, the percentage of high time for the overshoot can be as high as 100% over the lifetime of the device.

Figure 1. Overshoot Duration Example (for 1.2 V HSIO Bank at $V_{CCIO_PIO} = 1.26$ V)



Recommended Operating Conditions

This section lists the functional operation limits for the AC and DC parameters.

Recommended Operating Conditions

Table 12. D-Series FPGAs Recommended Operating Conditions

This table lists the steady-state voltage values expected. Power supply ramps must all be strictly monotonic, without plateaus.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Minimum ⁽²⁴⁾	Typical	Maximum ⁽²⁴⁾	Unit
V _{CC}	Core voltage supply	SmartVID ⁽²⁵⁾ : -1V, -2V, -3V	(Typical) - 3%	0.70 - 0.90 ⁽²⁶⁾	(Typical) + 3%	V
V _{CCP}	Periphery supply voltage for the I/O banks	SmartVID ⁽²⁵⁾ : -1V, -2V, -3V	(Typical) - 3%	0.70 - 0.90 ⁽²⁶⁾	(Typical) + 3%	V
V _{CCH_SDM}	SDM block AIB I/O supply voltage sense	—	0.975	1	1.025	V
V _{CCPT} ⁽²⁷⁾	Power supply for I/O, DTS, SDM, and system PLL	—	1.746	1.8	1.854	V
V _{CCRCORE}	Power supply for programmable power technology	—	1.14	1.2	1.26	V
V _{CCBAT}	Battery back-up power supply (for design security volatile key register)	—	1	1 - 1.80	1.8	V
continued...						

(24) This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.

(25) The use of Power Management Bus (PMBus*) voltage regulator dedicated to SmartVID devices is mandatory. The PMBus voltage regulator and SmartVID devices are connected via PMBus.

(26) The typical value is based on the SmartVID programmed value.

(27) Must use a tolerance of ±3% when sharing with V_{CCIO_HVIO}. A tolerance of ±5% is only allowed when V_{CCPT} is not shared with other rails.

Symbol	Description	Condition	Minimum ⁽²⁴⁾	Typical	Maximum ⁽²⁴⁾	Unit
I _{BAT}	Battery back-up power supply (for design security volatile key register)	V _{CCBAT} = 1.2 V	—	—	200	nA
V _{CCIO_PIO_SDM} ⁽²⁸⁾	SDM block I/O supply voltage sense of bank 3A	1.00 V	0.95	1	1.05	V
		1.05 V ⁽²⁹⁾	1.0185	1.05	1.0815	V
		1.1 V ⁽²⁹⁾	1.067	1.1	1.133	V
		1.2 V ⁽²⁹⁾	1.164	1.2	1.236	V
		1.3 V	1.261	1.3	1.339	V
V _{CC_IO_SDM}	I/O digital supply voltage sense in SDM block	SmartVID ⁽²⁵⁾ : –1V, –2V, –3V	(Typical) – 3%	0.70 – 0.90 ⁽²⁶⁾	(Typical) + 3%	V
V _{CCIO_SDM}	SDM block configuration pins power supply	—	1.71	1.8	1.89	V
V _{CCL_ADC_SDM}	Periphery digital supply voltage sense to ADC, senses HPS digital supply on HPS devices, core supply on non-HPS devices	SmartVID ⁽²⁵⁾ : –1V, –2V, –3V	(Typical) – 3%	0.70 – 0.90 ⁽²⁶⁾	(Typical) + 3%	V

continued...

⁽²⁴⁾ This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.

⁽²⁸⁾ Must be powered up with the same voltage level as V_{CCIO_PIO_3A}. Must be supplied at 1.2 V when using Avalon® Streaming ×16 configuration schemes.

⁽²⁹⁾ Each sub-bank can only support a single voltage tolerance. The V_{CCIO_PIO} tolerance can be extended to ±5% if the entire HSIO sub-bank is operating in any of the following modes:

- LVDS SERDES receiver mode with the use of 1.05 V, 1.1 V, 1.2 V True Differential Signaling input standard
- PHYLITE mode
- GPIO mode

Symbol	Description	Condition	Minimum ⁽²⁴⁾	Typical	Maximum ⁽²⁴⁾	Unit
V _{CCL_SDM}	SDM digital power supply	—	0.776	0.8	0.824	V
V _{CCPLLDIG_SDM}	SDM block PLL digital power supply	—	0.776	0.8	0.824	V
V _{CCPLL_SDM}	SDM block PLL analog power supply	—	1.71	1.8	1.89	V
V _{CCFUSEWR_SDM}	Fuse block writing power supply	—	1.71	1.8	1.89	V
V _{CCADC}	ADC voltage sensor power supply	—	1.71	1.8	1.89	V
V _{CCIO_PIO}	HSIO bank power supply	1.0 V	0.95	1	1.05	V
		1.05 V ⁽²⁹⁾	1.0185	1.05	1.0815	V
		1.1 V ⁽²⁹⁾	1.067	1.1	1.133	V
		1.2 V ⁽²⁹⁾	1.164	1.2	1.236	V
		1.3 V	1.261	1.3	1.339	V
V _{CCIO_HVIO}	HVIO bank power supply	3.3 V	3.201	3.3	3.399	V
		2.5 V	2.425	2.5	2.575	V
		1.8 V	1.746	1.8	1.854	V
V _{CCPT_HVIO}	Supply voltage for 1.8 V I/O	—	1.746	1.8	1.854	V
V _I ⁽³⁰⁾	DC input voltage	V _{CCIO_PIO} = 1.0 V ⁽³¹⁾	−0.3000	—	V _{CCIO_PIO} + 0.25	V

continued...

(24) This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.

(30) This value applies to both input and tri-stated output configuration. Pin voltage should not be externally pulled higher than the maximum value.

(31) For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the V_{I(DC)} for the LVCMOS input can go up to V_{CCIO_PIO} + 0.3 V.

Symbol	Description	Condition	Minimum ⁽²⁴⁾	Typical	Maximum ⁽²⁴⁾	Unit
		V _{CCIO_PIO} = 1.05 V ⁽³²⁾ (31)	-0.3000	—	V _{CCIO_PIO} + 0.25	V
		V _{CCIO_PIO} = 1.1 V ⁽³²⁾ (31)	-0.3000	—	V _{CCIO_PIO} + 0.25	V
		V _{CCIO_PIO} = 1.2 V ⁽³²⁾ (31)	-0.3000	—	V _{CCIO_PIO} + 0.25	V
		V _{CCIO_PIO} = 1.3 V ⁽³²⁾ (31)	-0.3000	—	V _{CCIO_PIO} + 0.25	V
		V _{CCIO_SDM} = 1.8 V	-0.3000	—	V _{CCIO_SDM} + 0.3	V
		V _{CCIO_HPS} = 1.8 V	-0.3000	—	V _{CCIO_HPS} + 0.3	V
		V _{CCIO_HVIO} = 1.8 V, 2.5 V, 3.3 V	-0.3000	—	V _{CCIO_HVIO} + 0.3	V
V _O	Output voltage	V _{CCIO_PIO} = 1.0 V, 1.05 V, 1.1 V, 1.2 V, 1.3 V	0	—	V _{CCIO_PIO}	V
		V _{CCIO_SDM} = 1.8 V	0	—	V _{CCIO_SDM}	V
		V _{CCIO_HPS} = 1.8 V	0	—	V _{CCIO_HPS}	V
		V _{CCIO_HVIO} = 1.8 V, 2.5 V, 3.3 V	0	—	V _{CCIO_HVIO}	V
continued...						

⁽²⁴⁾ This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.

⁽³²⁾ Applies to LVCMOS I/O standards only. For true differential input, refer to the $V_{ICM(min)}$, $V_{ICM(max)}$, and $V_{ID(max)}$ specifications.

Symbol	Description	Condition	Minimum ⁽²⁴⁾	Typical	Maximum ⁽²⁴⁾	Unit
T _J	Operating junction temperature	Extended	0	—	100 ⁽³³⁾	°C
		Industrial	−40	—	100 ⁽³³⁾	°C
t _{RAMP} ⁽³⁴⁾ ⁽³⁵⁾	Power supply ramp time	Standard POR	200 μs	—	100 ms	—

Table 13. E-Series FPGAs Recommended Operating Conditions

This table lists the steady-state voltage values expected. Power supply ramps must all be strictly monotonic, without plateaus.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Minimum ⁽³⁶⁾	Typical	Maximum ⁽³⁶⁾	Unit
V _{CC}	Core voltage supply	SmartVID ⁽³⁷⁾ : −1V, −2V, −2E, −3V	(Typical) − 3%	0.70 − 0.90 ⁽³⁸⁾	(Typical) + 3%	V
		Fixed voltage: −4S	0.776	0.8	0.824	V

continued...

- (24) This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.
- (33) When using the device at T_J = 100°C, the device can operate under the recommended operating conditions over a minimum device lifetime of 11.4 years.
- (34) t_{RAMP} is the ramp time of each individual power supply, not the ramp time of all combined power supplies. The ramp time applies to both the ramp-up and ramp-down of the power rails.
- (35) To support AS fast mode, all power supplies to the device must be fully ramped-up within 10 ms to the recommended operating conditions.
- (36) This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.
- (37) The use of Power Management Bus (PMBus) voltage regulator dedicated to SmartVID devices is mandatory. The PMBus voltage regulator and SmartVID devices are connected via PMBus.
- (38) The typical value is based on the SmartVID programmed value.

Symbol	Description	Condition	Minimum ⁽³⁶⁾	Typical	Maximum ⁽³⁶⁾	Unit
V _{CCP}	Periphery supply voltage for the I/O banks	Fixed voltage: –5S	0.756	0.78	0.803	V
		Fixed voltage: –6S, –6X	0.7275	0.75	0.7725	V
		SmartVID ⁽³⁷⁾ : –1V, –2V, –2E, –3V	(Typical) – 3%	0.70 – 0.90 ⁽³⁸⁾	(Typical) + 3%	V
		Fixed voltage: –4S	0.776	0.8	0.824	V
		Fixed voltage: –5S	0.756	0.78	0.803	V
V _{CCP}	Periphery supply voltage for the I/O banks	Fixed voltage: –6S, –6X	0.7275	0.75	0.7725	V
		Without transceiver: –4S	0.776	0.8	0.824	V
		Without transceiver: –5S	0.756	0.78	0.803	V
		Without transceiver: –6S, –6X	0.7275	0.75	0.7725	V
		With transceiver	0.975	1	1.025	V
V _{CCPT} ⁽³⁹⁾	Power supply for I/O, DTS, SDM, and system PLL	—	1.746	1.8	1.854	V
V _{CCRCORE}	Power supply for programmable power technology	—	1.14	1.2	1.26	V
V _{CCBAT}	Battery back-up power supply (for design security volatile key register)	—	1	1 – 1.80	1.8	V

continued...

⁽³⁶⁾ This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.

⁽³⁹⁾ Must use a tolerance of ±3% when sharing with V_{CCIO_HVIO}. A tolerance of ±5% is only allowed when V_{CCPT} is not shared with other rails.

Symbol	Description	Condition	Minimum ⁽³⁶⁾	Typical	Maximum ⁽³⁶⁾	Unit
I _{BAT}	Battery back-up power supply (For design security volatile key register)	V _{CCBAT} = 1.2 V	—	—	200	nA
V _{CCIO_PIO_SDM} ⁽⁴⁰⁾	SDM block I/O supply voltage sense of bank 3A	1.0 V	0.95	1	1.05	V
		1.05 V ⁽⁴¹⁾	1.0185	1.05	1.0815	V
		1.1 V ⁽⁴¹⁾	1.067	1.1	1.133	V
		1.2 V ⁽⁴¹⁾	1.164	1.2	1.236	V
		1.3 V	1.261	1.3	1.339	V
V _{CC_IO_SDM}	I/O digital supply voltage sense in SDM block	SmartVID ⁽³⁷⁾ : -1V, -2V, -2E, -3V	(Typical) - 3%	0.70 - 0.90 ⁽³⁸⁾	(Typical) + 3%	V
		Fixed voltage: -4S	0.776	0.8	0.824	V
		Fixed voltage: -5S	0.756	0.78	0.803	V
		Fixed voltage: -6S, -6X	0.7275	0.75	0.7725	V
V _{CCIO_SDM}	SDM block configuration pins power supply	—	1.71	1.8	1.89	V
V _{CCL_ADC_SDM}	Periphery digital supply voltage sense to ADC, senses HPS	SmartVID ⁽³⁷⁾ : -1V, -2V, -2E, -3V	(Typical) - 3%	0.70 - 0.90 ⁽³⁸⁾	(Typical) + 3%	V

continued...

⁽³⁶⁾ This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.

⁽⁴⁰⁾ Must be powered up with the same voltage level as V_{CCIO_PIO_3A}. Must be supplied at 1.2 V when using Avalon Streaming ×16 configuration schemes.

Symbol	Description	Condition	Minimum ⁽³⁶⁾	Typical	Maximum ⁽³⁶⁾	Unit
	digital supply on HPS devices, core supply on non-HPS devices	Fixed voltage: –4S	0.776	0.8	0.824	V
		Fixed voltage: –5S	0.756	0.78	0.803	V
		Fixed voltage: –6S, –6X	0.7275	0.75	0.7725	V
V _{CCL_SDM}	SDM digital power supply	Fixed voltage: –4S	0.776	0.8	0.824	V
		Fixed voltage: –5S	0.756	0.78	0.803	V
		Fixed voltage: –6S, –6X	0.7275	0.75	0.7725	V
V _{CCPLLDIG_SDM}	SDM block PLL digital power supply	Fixed voltage: –4S	0.776	0.8	0.824	V
		Fixed voltage: –5S	0.756	0.78	0.803	V
		Fixed voltage: –6S, –6X	0.7275	0.75	0.7725	V
V _{CCPLL_SDM}	SDM block PLL analog power supply	—	1.71	1.8	1.89	V
V _{CCFUSEWR_SDM}	Fuse block writing power supply	—	1.71	1.8	1.89	V
V _{CCADC}	ADC voltage sensor power supply	—	1.71	1.8	1.89	V
V _{CCIO_PIO}	HSIO bank power supply	1.0 V	0.95	1	1.05	V
		1.05 V ⁽⁴¹⁾	1.0185	1.05	1.0815	V
continued...						

⁽³⁶⁾ This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.

Symbol	Description	Condition	Minimum ⁽³⁶⁾	Typical	Maximum ⁽³⁶⁾	Unit
		1.1 V ⁽⁴¹⁾	1.067	1.1	1.133	V
		1.2 V ⁽⁴¹⁾	1.164	1.2	1.236	V
		1.3 V	1.261	1.3	1.339	V
V _{CCIO_HVIO}	HVIO bank power supply	3.3 V	3.201	3.3	3.399	V
		2.5 V	2.425	2.5	2.575	V
		1.8 V	1.746	1.8	1.854	V
V _{CCPT_HVIO}	Supply voltage for 1.8 V I/O	—	1.746	1.8	1.854	V
V _I ⁽⁴²⁾	DC input voltage	V _{CCIO_PIO} = 1.0 V ⁽⁴³⁾	−0.3000	—	V _{CCIO_PIO} + 0.25	V
		V _{CCIO_PIO} = 1.05 V ⁽⁴⁴⁾ (43)	−0.3000	—	V _{CCIO_PIO} + 0.25	V
		V _{CCIO_PIO} = 1.1 V ⁽⁴⁴⁾ (43)	−0.3000	—	V _{CCIO_PIO} + 0.25	V

continued...

- ⁽³⁶⁾ This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.
- ⁽⁴¹⁾ Each sub-bank can only support a single voltage tolerance. The V_{CCIO_PIO} tolerance can be extended to ±5% if the entire HSIO sub-bank is operating in any of the following modes:
- LVDS SERDES receiver mode with the use of 1.05 V, 1.1 V, 1.2 V True Differential Signaling input standard
 - PHYLITE mode
 - GPIO mode
- ⁽⁴²⁾ This value applies to both input and tri-stated output configuration. Pin voltage should not be externally pulled higher than the maximum value.
- ⁽⁴³⁾ For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the V_{I(DC)} for the LVCMOS input can go up to V_{CCIO_PIO} + 0.3 V.
- ⁽⁴⁴⁾ Applies to LVCMOS I/O standards only. For true differential input, refer to the V_{ICM(min)}, V_{ICM(max)}, and V_{ID(max)} specifications.

Symbol	Description	Condition	Minimum ⁽³⁶⁾	Typical	Maximum ⁽³⁶⁾	Unit
		$V_{CCIO_PIO} = 1.2\text{ V}^{(44)}$ (43)	-0.3000	—	$V_{CCIO_PIO} + 0.25$	V
		$V_{CCIO_PIO} = 1.3\text{ V}^{(44)}$ (43)	-0.3000	—	$V_{CCIO_PIO} + 0.25$	V
		$V_{CCIO_SDM} = 1.8\text{ V}$	-0.3000	—	$V_{CCIO_SDM} + 0.3$	V
		$V_{CCIO_HPS} = 1.8\text{ V}$	-0.3000	—	$V_{CCIO_HPS} + 0.3$	V
		$V_{CCIO_HVIO} = 1.8\text{ V}, 2.5\text{ V}, 3.3\text{ V}$	-0.3000	—	$V_{CCIO_HVIO} + 0.3$	V
V_O	Output voltage	$V_{CCIO_PIO} = 1.0\text{ V}, 1.05\text{ V}, 1.1\text{ V}, 1.2\text{ V}, 1.3\text{ V}$	0	—	V_{CCIO_PIO}	V
		$V_{CCIO_SDM} = 1.8\text{ V}$	0	—	V_{CCIO_SDM}	V
		$V_{CCIO_HPS} = 1.8\text{ V}$	0	—	V_{CCIO_HPS}	V
		$V_{CCIO_HVIO} = 1.8\text{ V}, 2.5\text{ V}, 3.3\text{ V}$	0	—	V_{CCIO_HVIO}	V
T_J	Operating junction temperature	Extended	0	—	100 ⁽⁴⁵⁾	°C
		Industrial	-40	—	100 ⁽⁴⁵⁾	°C
$t_{RAMP}^{(46)}^{(47)}$	Power supply ramp time	Standard POR	200 μs	—	100 ms	—

⁽³⁶⁾ This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.

⁽⁴⁵⁾ When using the device at $T_J = 100^\circ\text{C}$, the device can operate under the recommended operating conditions over a minimum device lifetime of 11.4 years.

⁽⁴⁶⁾ t_{RAMP} is the ramp time of each individual power supply, not the ramp time of all combined power supplies. The ramp time applies to both the ramp-up and ramp-down of the power rails.

⁽⁴⁷⁾ To support AS fast mode, all power supplies to the device must be fully ramped-up within 10 ms to the recommended operating conditions.

Related Information

I/O Standard Specifications on page 41

GTS Transceiver Power Supply Operating Conditions

Table 14. D-Series FPGAs GTS Transceiver Power Supply Operating Conditions

For specification status, see the *Data Sheet Status* table

Symbol	Description	Typical DC Level (V)	Recommended VR Accuracy (% of Typical DC Level)	Recommended VR Ripple (% of Typical DC Level)	Recommended AC Transient (% of Typical DC Level)	Maximum (VR Accuracy + Ripple + AC Transient) (% of Typical DC Level) ⁽⁴⁸⁾	Unit
V _{CC_HSSI} [L1, R4]	Transceiver, system PLL, and hard IP digital power supply	0.8	±0.5	±2.5		±3	V
V _{CCEHT_GTS} [L1, R4] [A, B, C, D] ⁽⁴⁹⁾	Transceiver PMA, transceiver PLL, and transceiver reference clock high voltage analog power supply	1.8	±0.5	±2.0		±2.5	V
V _{CCERT_GTS} [L1, R4] [A, B, C, D]	Transceiver PMA and transceiver reference clock low voltage analog power supply	1	±0.5	±2.0		±2.5	V

⁽⁴⁸⁾ For scope measurement, 20 MHz bandwidth is sufficient. During measurement, put the ground pin as close to the power rail pin as possible.

⁽⁴⁹⁾ HF noise requires AC 30 mVpp above 1 MHz.



Table 15. E-Series FPGAs GTS Transceiver Power Supply Operating Conditions

For specification status, see the *Data Sheet Status* table

Symbol	Description	Speed Grade	Typical DC Level (V)	Recommended VR Accuracy (% of Typical DC Level)	Recommended VR Ripple (% of Typical DC level)	Recommended AC Transient (% of Typical DC level)	Maximum (VR Accuracy + Ripple + AC Transient) (% of Typical DC Level) ⁽⁵⁰⁾	Unit
V _{CC_HSSI} [L1, R4]	Transceiver, system PLL, and hard IP digital power supply	–6S, –6X	0.75	±0.5	±2.5		±3	V
		–5S	0.78	±0.5	±2.5		±3	V
		–1V, –2V, –2E, –3V, –4S	0.8	±0.5	±2.5		±3	V
V _{CCEHT_GTS} [L1, R4] [A, B, C] ⁽⁵¹⁾	Transceiver PMA, transceiver PLL, and transceiver reference clock high voltage analog power supply	—	1.8	±0.5	±2.0		±2.5	V
V _{CCERT_GTS} [L1, R4] [A, B, C]	Transceiver PMA and transceiver reference clock low voltage analog power supply	—	1	±0.5	±2.0		±2.5	V

⁽⁵⁰⁾ For scope measurement, 20 MHz bandwidth is sufficient. During measurement, put the ground pin as close to the power rail pin as possible.

⁽⁵¹⁾ HF noise requires AC 30 mVpp above 1 MHz.

HPS Power Supply Operating Conditions

Table 16. D-Series FPGAs HPS Power Supply Operating Conditions

This table lists the steady-state voltage and current values expected for system-on-a-chip (SoC) devices with Arm*-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus. Refer to the *Recommended Operating Conditions* table for the steady-state voltage values expected from the FPGA portion of the SoC devices.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
V _{CCL_HPS}	HPS DSU voltage and periphery circuitry power supply	SmartVID: -1V, -2V, -3V ⁽⁵²⁾	(Typical) - 3%	0.70 - 0.90	(Typical) + 3%	V
V _{CCL_HPS_CORE0_CORE1}	HPS Cortex-A55 core 0 and core 1 power rail	SmartVID: -1V, -2V, -3V ⁽⁵²⁾	(Typical) - 3%	0.70 - 0.90	(Typical) + 3%	V
V _{CCL_HPS_CORE2}	HPS Cortex-A76 core 2 power rail	SmartVID: -1V, -2V, -3V ⁽⁵²⁾	(Typical) - 3%	0.70 - 0.90	(Typical) + 3%	V
V _{CCL_HPS_CORE3}	HPS Cortex-A76 core 3 power rail	SmartVID: -1V, -2V, -3V ⁽⁵²⁾	(Typical) - 3%	0.70 - 0.90	(Typical) + 3%	V
V _{CCPLLDIG1_HPS}	HPS PLL1 digital power supply (can be connected to V _{CCL_HPS})	SmartVID: -1V, -2V, -3V ⁽⁵²⁾	(Typical) - 3%	0.70 - 0.90	(Typical) + 3%	V
V _{CCPLLDIG2_HPS}	HPS PLL2 digital power supply (can be connected to V _{CCL_HPS})	SmartVID: -1V, -2V, -3V ⁽⁵²⁾	(Typical) - 3%	0.70 - 0.90	(Typical) + 3%	V
V _{CCPLL1_HPS}	HPS PLL1 analog power supply	1.8 V	1.71	1.8	1.89	V
V _{CCPLL2_HPS}	HPS PLL2 analog power supply	1.8 V	1.71	1.8	1.89	V
V _{CCIO_HPS}	HPS I/O buffers power supply	1.8 V	1.71	1.8	1.89	V

⁽⁵²⁾ The use of Power Management Bus (PMBus) voltage regulator dedicated to the SmartVID devices is mandatory. The PMBus voltage regulator and SmartVID devices are connected via PMBus.

Table 17. E-Series FPGAs HPS Power Supply Operating Conditions

This table lists the steady-state voltage and current values expected for system-on-a-chip (SoC) devices with Arm-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus. Refer to the *Recommended Operating Conditions* table for the steady-state voltage values expected from the FPGA portion of the SoC devices.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
V _{CCL_HPS}	HPS DSU voltage and periphery circuitry power supply	SmartVID: -1V, -2V, -2E, -3V ⁽⁵³⁾	(Typical) - 3%	0.70 - 0.90	(Typical) + 3%	V
		Fixed voltage: -4S	(Typical) - 3%	0.8	(Typical) + 3%	V
		Fixed voltage: -5S	(Typical) - 3%	0.78	(Typical) + 3%	V
		Fixed voltage: -6S, -6X	(Typical) - 3%	0.75	(Typical) + 3%	V
V _{CCL_HPS_CORE0_CORE1}	HPS Cortex-A55 core 0 and core 1 power rail	SmartVID: -1V, -2V, -2E, -3V ⁽⁵³⁾	(Typical) - 3%	0.70 - 0.90	(Typical) + 3%	V
		Fixed voltage: -4S	(Typical) - 3%	0.8	(Typical) + 3%	V
		Fixed voltage: -5S	(Typical) - 3%	0.78	(Typical) + 3%	V
		Fixed voltage: -6S, -6X	(Typical) - 3%	0.75	(Typical) + 3%	V
V _{CCL_HPS_CORE2}	HPS Cortex-A76 core 2 power rail	SmartVID: -1V, -2V, -2E, -3V ⁽⁵³⁾	(Typical) - 3%	0.70 - 0.90	(Typical) + 3%	V
		Fixed voltage: -4S	(Typical) - 3%	0.8	(Typical) + 3%	V
		Fixed voltage: -5S	(Typical) - 3%	0.78	(Typical) + 3%	V
		Fixed voltage: -6S, -6X	(Typical) - 3%	0.75	(Typical) + 3%	V
V _{CCL_HPS_CORE3}	HPS Cortex-A76 core 3 power rail	SmartVID: -1V, -2V, -2E, -3V ⁽⁵³⁾	(Typical) - 3%	0.70 - 0.90	(Typical) + 3%	V
		Fixed voltage: -4S	(Typical) - 3%	0.8	(Typical) + 3%	V

continued...

⁽⁵³⁾ The use of Power Management Bus (PMBus) voltage regulator dedicated to SmartVID devices is mandatory. The PMBus voltage regulator and SmartVID devices are connected via PMBus.

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
		Fixed voltage: -5S	(Typical) - 3%	0.78	(Typical) + 3%	V
		Fixed voltage: -6S, -6X	(Typical) - 3%	0.75	(Typical) + 3%	V
V _{CCPLLDIG1_HPS}	HPS PLL1 digital power supply (can be connected to V _{CCL_HPS})	SmartVID: -1V, -2V, -2E, -3V ⁽⁵³⁾	(Typical) - 3%	0.70 - 0.90	(Typical) + 3%	V
		Fixed voltage: -4S	(Typical) - 3%	0.8	(Typical) + 3%	V
		Fixed voltage: -5S	(Typical) - 3%	0.78	(Typical) + 3%	V
		Fixed voltage: -6S, -6X	(Typical) - 3%	0.75	(Typical) + 3%	V
V _{CCPLLDIG2_HPS}	HPS PLL2 digital power supply (can be connected to V _{CCL_HPS})	SmartVID: -1V, -2V, -2E, -3V ⁽⁵³⁾	(Typical) - 3%	0.70 - 0.90	(Typical) + 3%	V
		Fixed voltage: -4S	(Typical) - 3%	0.8	(Typical) + 3%	V
		Fixed voltage: -5S	(Typical) - 3%	0.78	(Typical) + 3%	V
		Fixed voltage: -6S, -6X	(Typical) - 3%	0.75	(Typical) + 3%	V
V _{CCPLL1_HPS}	HPS PLL1 analog power supply	1.8 V	1.71	1.8	1.89	V
V _{CCPLL2_HPS}	HPS PLL2 analog power supply	1.8 V	1.71	1.8	1.89	V
V _{CCIO_HPS}	HPS I/O buffers power supply	1.8 V	1.71	1.8	1.89	V

Related Information

- [Recommended Operating Conditions](#) on page 19
Provides the steady-state voltage values for the FPGA portion of the device.
- [HPS Clock Performance](#) on page 97

DC Characteristics

Supply Current and Power Consumption

Intel offers two ways to estimate power for your design—the Intel FPGA Power and Thermal Calculator (PTC) and the Intel Quartus® Prime Power Analyzer feature.

Use the PTC before you start your design to estimate the supply current for your design. The PTC provides a magnitude estimate of the device power because these currents vary greatly with the usage of the resources.

The Intel Quartus Prime Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yield very accurate power estimates.

HSIO DC Characteristics

HSIO I/O Pin Leakage Current

Table 18. HSIO I/O Pin Leakage Current

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Max	Unit
I_I	Input pin	$V_I = 0\text{ V to }V_{CCIO_PIO\text{ (MAX)}}$	-360	360	μA
I_{OZ}	Tri-stated I/O pin	$V_O = 0\text{ V to }V_{CCIO_PIO\text{ (MAX)}}$	-360	360	μA

HSIO OCT Calibration Accuracy Specifications

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to the calibration block.

Table 19. HSIO OCT Calibration Accuracy Specifications

Calibration accuracy for the calibrated on-chip series termination (R_S OCT) and on-chip parallel termination (R_T OCT) are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

These specifications require RZQ reference accuracy of $240\ \Omega \pm 1\%$.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Calibration Accuracy	Unit
34- Ω and 40- Ω R_S ⁽⁵⁴⁾	Internal series termination with calibration (34- Ω and 40- Ω setting)	SSTL-12, HSTL-12, HSUL-12, and POD12 I/O standards	20	%
34- Ω and 40- Ω R_S ⁽⁵⁴⁾	Internal series termination with calibration (34- Ω and 40- Ω setting)	POD11 and LVSTL11 I/O standards	20	%
34- Ω and 40- Ω R_S ⁽⁵⁴⁾	Internal series termination with calibration (34- Ω and 40- Ω setting)	LVSTL105 I/O standard	20	%
40- Ω R_S ⁽⁵⁴⁾	Internal series termination with calibration (40- Ω setting)	LVSTL700 I/O standard	20	%
45- Ω R_S	Internal series termination with calibration (45- Ω setting)	DPHY and SLVS400 I/O standards	20	%
50- Ω and 60- Ω R_T ⁽⁵⁴⁾	Internal parallel termination with calibration (50- Ω and 60- Ω setting)	SSTL-12 and HSTL-12 I/O standards	20	%
40- Ω , 50- Ω , and 60- Ω R_T ⁽⁵⁴⁾	Internal parallel termination with calibration (40- Ω , 50- Ω , and 60- Ω setting)	POD11 and POD12 I/O standards	20	%
		LVSTL11, LVSTL105, and LVSTL700 I/O standards	20	%
100- Ω R_D	Internal differential termination with calibration (100- Ω setting)	DPHY and SLVS400 I/O standards	-15 to +25	%

⁽⁵⁴⁾ This specification applies to both single-ended and pseudo-differential I/O buffers.

HSIO OCT Without Calibration Resistance Tolerance Specifications

Table 20. HSIO OCT Without Calibration Resistance Tolerance Specifications

This table lists the GPIO OCT without calibration resistance tolerance to PVT changes.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Calibration Accuracy	Unit
34-Ω and 40-Ω R _S	Internal series termination without calibration (34-Ω and 40-Ω setting)	1.3 V LVCMOS I/O standard	30	%
34-Ω and 40-Ω R _S ⁽⁵⁵⁾	Internal series termination without calibration (34-Ω and 40-Ω setting)	1.2 V LVCMOS, SSTL-12, HSTL-12, HSUL-12, and POD12 I/O standards	25	%
34-Ω and 40-Ω R _S ⁽⁵⁵⁾	Internal series termination without calibration (34-Ω and 40-Ω setting)	1.1 V LVCMOS, POD11, and LVSTL11 I/O standards	25	%
34-Ω and 40-Ω R _S ⁽⁵⁵⁾	Internal series termination without calibration (34-Ω and 40-Ω setting)	1.05 V LVCMOS and LVSTL105 I/O standards	25	%
34-Ω and 40-Ω R _S	Internal series termination without calibration (34-Ω and 40-Ω setting)	1.0 V LVCMOS I/O standard	30	%
50-Ω R _T ⁽⁵⁵⁾	Internal parallel termination without calibration (50-Ω setting)	SSTL-12 and HSTL-12 I/O standards	25	%
		POD11 and POD12 I/O standards	25	%
		LVSTL11 and LVSTL105 I/O standards	25	%
100-Ω R _D	Internal differential termination (100-Ω setting)	True differential signaling I/O standard at V _{CCIO_PIO} = 1.05	40	%

continued...

⁽⁵⁵⁾ This specification applies to both single-ended and pseudo-differential I/O buffers.

Symbol	Description	Condition (V)	Calibration Accuracy	Unit
		True differential signaling I/O standard at $V_{CCIO_PIO} = 1.1$	40	%
		True differential signaling I/O standard at $V_{CCIO_PIO} = 1.2$	40	%
		True differential signaling I/O standard at $V_{CCIO_PIO} = 1.3$	40	%

HSIO Pin Capacitance

Table 21. HSIO Pin Capacitance

For specification status, see the *Data Sheet Status* table

Symbol	Description	Maximum	Unit
C_{IO}	Input/output capacitance of I/O pins	2.6 ⁽⁵⁶⁾	pF

HSIO Internal Weak Pull-Up Resistor

All I/O pins in GPIO bank have an option to enable weak pull-up when using 1.0 V, 1.05 V, 1.1 V, 1.2 V, and 1.3 V LVCMOS I/O standards.

Table 22. HSIO Internal Weak Pull-Up Resistor

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Min	Typ	Max	Unit
R_{PU}	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you have enabled the programmable pull-up resistor option.	$V_{CCIO_PIO} = 1.3 \pm 3\%$	3	10	30	k Ω
		$V_{CCIO_PIO} = 1.2 \pm 5\%$	3	10	30	k Ω
		$V_{CCIO_PIO} = 1.1 \pm 5\%$	3	10	30	k Ω
		$V_{CCIO_PIO} = 1.05 \pm 5\%$	3	10	30	k Ω
		$V_{CCIO_PIO} = 1.0 \pm 5\%$	3	10	30	k Ω

⁽⁵⁶⁾ This value refers to die-level pin capacitance without the device package.

HVIO DC Characteristics

HVIO I/O Pin Leakage Current

Table 23. HVIO I/O Pin Leakage Current

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Max	Unit
I_I	Input pin	$V_I = 0\text{ V to }V_{CCIO_HVIO} = 1.8\text{ V}$	0.01	4.6	μA
		$V_I = 0\text{ V to }V_{CCIO_HVIO} = 2.5\text{ V}$	0.02	7.4	μA
		$V_I = 0\text{ V to }V_{CCIO_HVIO} = 3.3\text{ V}$	0.04	9.2	μA
I_{OZ}	Tri-stated I/O pin	$V_I = 0\text{ V to }V_{CCIO_HVIO} = 1.8\text{ V}$	0.01	4.6	μA
		$V_I = 0\text{ V to }V_{CCIO_HVIO} = 2.5\text{ V}$	0.02	7.4	μA
		$V_I = 0\text{ V to }V_{CCIO_HVIO} = 3.3\text{ V}$	0.04	9.2	μA

HVIO Pin Capacitance

Table 24. HVIO Pin Capacitance

For specification status, see the *Data Sheet Status* table

Symbol	Description	Maximum	Unit
C_{IO}	Input/output capacitance of I/O pins	4 ⁽⁵⁷⁾	pF

HVIO Internal Weak Pull-Up and Pull-Down Resistor

Only input and bidirectional pins in HVIO bank have an option to enable weak pull-up and pull-down when using LVCMOS I/O standard.

⁽⁵⁷⁾ This value refers to die-level pin capacitance without the device package.

Table 25. HVIO Internal Weak Pull-Up and Pull-Down Resistor Values

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Min	Typ	Max	Unit
20 kΩ R _{PU} , 20 kΩ R _{PD}	Value of the I/O pin pull-up and pull-down resistor during user mode if you have enabled the programmable pull-up or pull-down resistor option.	V _{CCIO_HVIO} = 1.8, 2.5, 3.3 ±3%	15	20	25	kΩ

HVIO Hysteresis Specifications for Schmitt Trigger Input

Table 26. HVIO Hysteresis Specifications for Schmitt Trigger Input

This device supports Schmitt trigger input on HVIO I/O bank. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signal with slow edge rate.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Typ	Max	Unit
V _{HYS}	Hysteresis for Schmitt trigger input	V _{CCIO_HVIO} = 1.8 V	—	200	—	mV
		V _{CCIO_HVIO} = 2.5 V	—	250	—	mV
		V _{CCIO_HVIO} = 3.3 V	—	250	—	mV

HPS and SDM I/O DC Characteristics

HPS and SDM I/O Pin Leakage Current

Table 27. HPS and SDM I/O Pin Leakage Current

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Max	Unit
I _I	Input or tri-stated I/O pin	V _I , V _O = 0 V	0.015	6	μA
		V _I , V _O = V _{CCIO_HPS} (MAX), V _{CCIO_SDM} (MAX)	0.01	1	μA

HPS and SDM I/O Pin Capacitance

Table 28. HPS and SDM I/O Pin Capacitance

For specification status, see the *Data Sheet Status* table

Symbol	Description	Maximum	Unit
C _{IO}	Input/output capacitance of I/O pins	5 ⁽⁵⁸⁾	pF

HPS and SDM I/O Internal Weak Pull-Up Resistor

The I/O pins in SDM and HPS bank are supported with weak pull-up and weak pull-down options. For SDM I/O pins, the weak pull-up and weak pull-down features are pre-configured according to the configuration mode.

Table 29. HPS and SDM I/O Internal Weak Pull-Up Resistor

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Min	Typ	Max	Unit
20 kΩ R _{PU} , 20 kΩ R _{PD}	Value of the I/O pin pull-up and pull-down resistor during user mode if you have enabled the programmable pull-up or pull-down resistor option.	V _{CCIO_SDM} = 1.8 ±5%, V _{CCIO_HPS} = 1.8 ±5%	15	20	25	kΩ
50 kΩ R _{PU} , 50 kΩ R _{PD}	Value of the I/O pin pull-up and pull-down resistor during user mode if you have enabled the programmable pull-up or pull-down resistor option.	V _{CCIO_SDM} = 1.8 ±5%, V _{CCIO_HPS} = 1.8 ±5%	37.5	50	62.5	kΩ
80 kΩ R _{PU} , 80 kΩ R _{PD}	Value of the I/O pin pull-up and pull-down resistor during user mode if you have enabled the	V _{CCIO_SDM} = 1.8 ±5%, V _{CCIO_HPS} = 1.8 ±5%	60	80	100	kΩ
continued...						

⁽⁵⁸⁾ This value refers to die-level pin capacitance without the device package.

Symbol	Description	Condition (V)	Min	Typ	Max	Unit
	programmable pull-up or pull-down resistor option.					

HPS and SDM I/O Hysteresis Specifications for Schmitt Trigger Input

Table 30. HPS and SDM I/O Hysteresis Specifications for Schmitt Trigger Input

This device supports Schmitt trigger input on HPS I/O bank. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signal with slow edge rate.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Typ	Max	Unit
V_{HYS}	Hysteresis for Schmitt trigger input	$V_{CCIO_HPS} = 1.8\text{ V}$	180	250	350	mV

I/O Standard Specifications

HSIO I/O Standard Specifications

Tables in this section list the supported input voltage (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards.

For minimum voltage values, use the minimum V_{CCIO_PIO} values. For maximum voltage values, use the maximum V_{CCIO_PIO} values.

You must perform timing closure analysis to determine the maximum achievable frequency for general-purpose I/O standards.

Related Information

[Recommended Operating Conditions](#) on page 19



HSIO Single-Ended I/O Standards Specifications

Table 31. HSIO Single-Ended I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	V _{CCIO_PIO} (V)			V _{IL} (V)		V _{IH} (V)		V _{OL} (V) ⁽⁵⁹⁾	V _{OH} (V) ⁽⁵⁹⁾
	Min	Typ	Max	Min	Max	Min	Max ⁽⁶⁰⁾	Max	Min
1.3 V LVCMOS	1.261	1.3	1.339	−0.3	0.35 × V _{CCIO_PIO}	0.65 × V _{CCIO_PIO}	V _{CCIO_PIO} + 0.25	0.25 × V _{CCIO_PIO}	0.75 × V _{CCIO_PIO}
1.2 V LVCMOS	1.14	1.2	1.26	−0.3	0.35 × V _{CCIO_PIO}	0.65 × V _{CCIO_PIO}	V _{CCIO_PIO} + 0.25	0.25 × V _{CCIO_PIO}	0.75 × V _{CCIO_PIO}
1.1 V LVCMOS	1.045	1.1	1.155	−0.3	0.35 × V _{CCIO_PIO}	0.65 × V _{CCIO_PIO}	V _{CCIO_PIO} + 0.25	0.25 × V _{CCIO_PIO}	0.75 × V _{CCIO_PIO}
1.05 V LVCMOS	0.9975	1.05	1.1025	−0.3	0.35 × V _{CCIO_PIO}	0.65 × V _{CCIO_PIO}	V _{CCIO_PIO} + 0.25	0.25 × V _{CCIO_PIO}	0.75 × V _{CCIO_PIO}
1.0 V LVCMOS	0.95	1	1.05	−0.3	0.35 × V _{CCIO_PIO}	0.65 × V _{CCIO_PIO}	V _{CCIO_PIO} + 0.25	0.25 × V _{CCIO_PIO}	0.75 × V _{CCIO_PIO}

HSIO Single-Ended SSTL, HSTL, HSUL, and POD I/O Reference Voltage Specifications

Table 32. HSIO Single-Ended SSTL, HSTL, HSUL, and POD I/O Reference Voltage Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	V _{CCIO_PIO} (V)			Internal V _{REF} (V)			V _{TT} (V)		
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
SSTL-12	1.14	1.2	1.26	0.49 × V _{CCIO_PIO}	0.5 × V _{CCIO_PIO}	0.51 × V _{CCIO_PIO}	0.45 × V _{CCIO_PIO}	0.5 × V _{CCIO_PIO}	0.55 × V _{CCIO_PIO}
HSTL-12	1.14	1.2	1.26	0.47 × V _{CCIO_PIO}	0.5 × V _{CCIO_PIO}	0.53 × V _{CCIO_PIO}	0.45 × V _{CCIO_PIO}	0.5 × V _{CCIO_PIO}	0.55 × V _{CCIO_PIO}

continued...

⁽⁵⁹⁾ Applicable to test condition of I_{OH} and I_{OL} at 2 mA.

⁽⁶⁰⁾ For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the V_{IH(max)} for the LVCMOS input can go up to V_{CCIO_PIO} + 0.3 V.

I/O Standard	V _{CCIO_PIO} (V)			Internal V _{REF} (V)			V _{TT} (V)		
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
HSUL-12 ⁽⁶¹⁾	1.14	1.2	1.26	$0.49 \times V_{CCIO_PIO}$	$0.5 \times V_{CCIO_PIO}$	$0.51 \times V_{CCIO_PIO}$	$0.45 \times V_{CCIO_PIO}$	$0.5 \times V_{CCIO_PIO}$	$0.55 \times V_{CCIO_PIO}$
POD12 ⁽⁶²⁾	1.164	1.2	1.236	$0.69 \times V_{CCIO_PIO}$	$0.7 \times V_{CCIO_PIO}$	$0.71 \times V_{CCIO_PIO}$	—	V _{CCIO_PIO}	—
POD11 ⁽⁶²⁾	1.067	1.1	1.133	$0.69 \times V_{CCIO_PIO}$	$0.7 \times V_{CCIO_PIO}$	$0.71 \times V_{CCIO_PIO}$	—	V _{CCIO_PIO}	—

HSIO Single-Ended SSTL, HSTL, HSUL, and POD I/O Standards Signal Specifications

Table 33. HSIO Single-Ended SSTL, HSTL, HSUL, and POD I/O Standards Signal Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	V _{IL(DC)} (V)	V _{IH(DC)} (V)	V _{IL(AC)} (V)	V _{IH(AC)} (V)
	Max	Min	Max	Min
SSTL-12	V _{REF} - 0.075	V _{REF} + 0.075	V _{REF} - 0.100	V _{REF} + 0.100
HSTL-12	V _{REF} - 0.080	V _{REF} + 0.080	V _{REF} - 0.150	V _{REF} + 0.150
HSUL-12	V _{REF} - 0.100	V _{REF} + 0.100	V _{REF} - 0.135	V _{REF} + 0.135
POD12	V _{REF} - 0.055	V _{REF} + 0.055	V _{REF} - 0.070	V _{REF} + 0.070
POD11	V _{REF} - 0.055	V _{REF} + 0.055	V _{REF} - 0.070	V _{REF} + 0.070

Note: For output voltage swing calculation example, refer to the *General-Purpose I/O User Guide* for this device. Differential voltage referenced I/O standard uses two single-ended outputs with second output programmed as inverted.

⁽⁶¹⁾ Usage of receiver termination is optional.

⁽⁶²⁾ Each sub-bank can only support a single voltage tolerance. The V_{CCIO_PIO} tolerance can be extended to ±5% if the entire HSIO sub-bank is operating in any of the following modes. Else, you must supply the V_{CCIO_PIO} voltage rail with a ±3% voltage supply tolerance.

- LVDS SERDES receiver mode with the use of 1.05 V, 1.1 V, 1.2 V True Differential Signaling input standard
- PHYLLITE mode
- GPIO mode

HSIO Single-Ended LVSTL I/O Standards Specifications

Table 34. HSIO Single-Ended LVSTL I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	V _{CCIO_PIO} (V)			V _{IL(DC)} (V)		V _{IH(DC)} (V)		V _{IL(AC)} (V)		V _{IH(AC)} (V)	
	Min	Typ	Max	Min	Max	Min	Max	Min	Max	Min	Max
LVSTL11 ⁽⁶³⁾	1.067	1.1	1.133	−0.2	0.07	0.35	V _{CCIO_PIO} + 0.2	−0.2	0.02	0.4	V _{CCIO_PIO} + 0.2
LVSTL105 ⁽⁶³⁾	1.0185	1.05	1.0815	−0.2	0.07	0.35	V _{CCIO_PIO} + 0.2	−0.2	0.02	0.4	V _{CCIO_PIO} + 0.2
LVSTL700 ⁽⁶³⁾	1.067	1.1	1.133	−0.2	0.07	0.35	V _{CCIO_PIO} + 0.2	−0.2	0.02	0.4	V _{CCIO_PIO} + 0.2
	1.0185	1.05	1.0815								

- ⁽⁶³⁾ Each sub-bank can only support a single voltage tolerance. The V_{CCIO_PIO} tolerance can be extended to ±5% if the entire HSIO sub-bank is operating in any of the following modes. Else, you must supply the V_{CCIO_PIO} voltage rail with a ±3% voltage supply tolerance.
- LVDS SERDES receiver mode with the use of 1.05 V, 1.1 V, 1.2 V True Differential Signaling input standard
 - PHYLITE mode
 - GPIO mode

HSIO Differential SSTL, HSTL, and HSUL I/O Standards Specifications

Table 35. HSIO Differential SSTL, HSTL, and HSUL I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	V _{CCIO_PIO} (V)			V _{ILdiff(DC)} (V)	V _{IHdiff(DC)} (V)	V _{ILdiff(AC)} (V)	V _{IHdiff(AC)} (V)	V _{IX(AC)} (V)			V _{OX(AC)} (V)		
	Min	Typ	Max	Max	Min	Max	Min	Min	Typ	Max	Min	Typ	Max
SSTL-12 ⁽⁶⁴⁾	1.14	1.2	1.26	-0.15	0.15	-0.2	0.2	0.5 × V _{CCIO_PIO} - 0.12	0.5 × V _{CCIO_PIO}	0.5 × V _{CCIO_PIO} + 0.12	0.5 × V _{CCIO_PIO} - 0.12	0.5 × V _{CCIO_PIO}	0.5 × V _{CCIO_PIO} + 0.12
HSTL-12 ⁽⁶⁴⁾	1.14	1.2	1.26	-0.16	0.16	-0.3	0.3	0.5 × V _{CCIO_PIO} - 0.12	0.5 × V _{CCIO_PIO}	0.5 × V _{CCIO_PIO} + 0.12	0.5 × V _{CCIO_PIO} - 0.12	0.5 × V _{CCIO_PIO}	0.5 × V _{CCIO_PIO} + 0.12
HSUL-12 ⁽⁶⁴⁾	1.14	1.2	1.26	-0.2	0.2	-0.27	0.27	0.5 × V _{CCIO_PIO} - 0.12	0.5 × V _{CCIO_PIO}	0.5 × V _{CCIO_PIO} + 0.12	0.5 × V _{CCIO_PIO} - 0.12	0.5 × V _{CCIO_PIO}	0.5 × V _{CCIO_PIO} + 0.12

HSIO Differential POD I/O Standards Specifications

Table 36. HSIO Differential POD I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	V _{CCIO_PIO} (V)			V _{ILdiff(DC)} (V)	V _{IHdiff(DC)} (V)	V _{ILdiff(AC)} (V)	V _{IHdiff(AC)} (V)	V _{IX(AC)} (%) ⁽⁶⁵⁾
	Min	Typ	Max	Max	Min	Max	Min	Max
POD12 ⁽⁶⁶⁾	1.164	1.2	1.236	-0.11	0.11	-0.14	0.14	25
POD11 ⁽⁶⁶⁾	1.067	1.1	1.133	-0.11	0.11	-0.14	0.14	25

⁽⁶⁴⁾ Each sub-bank can only support a single voltage tolerance. The V_{CCIO_PIO} tolerance can be extended to ±5% if the entire HSIO sub-bank is operating in any of the following modes. Else, you must supply the V_{CCIO_PIO} voltage rail with a ±3% voltage supply tolerance.

- LVDS SERDES receiver mode with the use of 1.05 V, 1.1 V, 1.2 V True Differential Signaling input standard
- PHYLite mode
- GPIO mode

⁽⁶⁵⁾ Percentage of P-leg and N-leg crossing relative to the midpoint of P-leg and N-leg signal swings.

HSIO Differential LVSTL I/O Standards Specifications

Table 37. HSIO Differential LVSTL I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	V _{CCIO_PIO} (V)			V _{ILdiff} (DC) (V)	V _{IHdiff} (DC) (V)	V _{ILdiff} (AC) (V)	V _{IHdiff} (AC) (V)	V _{IX} (AC) (%) ⁽⁶⁷⁾
	Min	Typ	Max	Max	Min	Max	Min	Max
LVSTL11 ⁽⁶⁸⁾	1.067	1.1	1.133	−0.11	0.11	−0.14	0.14	25
LVSTL105 ⁽⁶⁸⁾	1.0185	1.05	1.0815	−0.11	0.11	−0.14	0.14	25
LVSTL700 ⁽⁶⁸⁾	1.067	1.1	1.133	−0.11	0.11	−0.14	0.14	25
	1.0185	1.05	1.0815					

⁽⁶⁶⁾ Each sub-bank can only support a single voltage tolerance. The V_{CCIO_PIO} tolerance can be extended to ±5% if the entire HSIO sub-bank is operating in any of the following modes. Else, you must supply the V_{CCIO_PIO} voltage rail with a ±3% voltage supply tolerance.

- LVDS SERDES receiver mode with the use of 1.05 V, 1.1 V, 1.2 V True Differential Signaling input standard
- PHYLITE mode
- GPIO mode

⁽⁶⁷⁾ Percentage of P-leg and N-leg crossing relative to the midpoint of P-leg and N-leg signal swings.

⁽⁶⁸⁾ Each sub-bank can only support a single voltage tolerance. The V_{CCIO_PIO} tolerance can be extended to ±5% if the entire HSIO sub-bank is operating in any of the following modes. Else, you must supply the V_{CCIO_PIO} voltage rail with a ±3% voltage supply tolerance.

- LVDS SERDES receiver mode with the use of 1.05 V, 1.1 V, 1.2 V True Differential Signaling input standard
- PHYLITE mode
- GPIO mode

HSIO Differential I/O Standards Specifications

Table 38. HSIO Differential I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	V _{CCIO_PIO} (V)			V _{ID} (mV)		V _{ICM(DC)} (V)			V _{OD} (mV) ⁽⁶⁹⁾ ⁽⁷⁰⁾			V _{OCM} (V) ⁽⁶⁹⁾		
	Min	Typ	Max	Min	Max	Min	Condition	Max	Min	Typ	Max	Min	Typ	Max
True Differential Signaling -1.3 V (Transmitter and Receiver) ⁽⁷¹⁾	1.261	1.3	1.339	100	454	0.5	—	1.375 ⁽⁷²⁾	247	—	360	0.9	1	1.1
True Differential Signaling -1.2 V (Receiver only) ⁽⁷¹⁾	1.14	1.2	1.26	100	454	0.8	—	0.95	—	—	—	—	—	—
True Differential Signaling	1.045	1.1	1.155	100	454	0.8	—	0.95	—	—	—	—	—	—
continued...														

⁽⁶⁹⁾ R_L range: 90 ≤ R_L ≤ 110 Ω.

⁽⁷⁰⁾ The specification is only applicable to default V_{OD} and pre-emphasis setting.

⁽⁷¹⁾ The True Differential Signaling input buffer is supported on 1.05 V, 1.1 V, 1.2 V, and 1.3 V V_{CCIO_PIO} banks. The maximum input voltage driven into the True Differential Signaling input buffer must not exceed V_{ICM(max)} + V_{ID(max)}/2.

⁽⁷²⁾ The V_{ICM(DC)} voltage must not exceed 1.2 V when on-chip differential termination (R_D OCT) is disabled with the use of external on-board termination.



I/O Standard	V _{CCIO_PIO} (V)			V _{ID} (mV)		V _{ICM(DC)} (V)			V _{OD} (mV) ⁽⁶⁹⁾ (70)			V _{OCM} (V) ⁽⁶⁹⁾		
	Min	Typ	Max	Min	Max	Min	Condition	Max	Min	Typ	Max	Min	Typ	Max
-1.1 V (Receiver only) ⁽⁷¹⁾														
True Differential Signaling -1.05 V (Receiver only) ⁽⁷¹⁾	0.9975	1.05	1.1025	100	454	0.8	—	0.95	—	—	—	—	—	—
SLVS400	1.164	1.2	1.236	70	—	0.07	0.2	0.33	140	200	270	0.15	0.2	0.25
	1.067	1.1	1.133											

⁽⁶⁹⁾ R_L range: 90 ≤ R_L ≤ 110 Ω.

⁽⁷⁰⁾ The specification is only applicable to default V_{OD} and pre-emphasis setting.

MIPI D-PHY I/O Standards Specifications

Table 39. D-Series FPGAs MIPI D-PHY Low-Power I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	Condition	V _{CCIO_PIO} (V)			V _{IL} (V)		V _{IH} (V)		V _{OH} (V)			V _{OL} (V)		
		Min	Typ	Max	Min	Max	Min	Max	Min	Typ	Max	Min	Typ	Max
DPHY	Data rate ≤ 1.5 Gbps	1.164	1.2	1.236	—	0.55	0.74	—	1.1	1.2	1.3	-0.05	—	0.05
	Data rate > 1.5 Gbps to 3.5 Gbps								0.95	—	1.3			
	Data rate ≤ 1.5 Gbps	1.067	1.1	1.133					1	1.1	1.2			
	Data rate > 1.5 Gbps to 3.5 Gbps								0.85	—	1.2			

Table 40. D-Series FPGAs MIPI D-PHY High-Speed I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	Condition	V _{CCIO_PIO} (V)			V _{ID} (V)		V _{ICM(DC)} (V)			V _{OD} (V)			V _{OCM} (V)			V _{ILHS} (V)	V _{IHHS} (V)
		Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Max
DPHY	Data rate ≤ 1.5 Gbps	1.164	1.2	1.236	0.07	—	0.07	—	0.33	0.14	0.2	0.27	0.15	0.2	0.25	-0.04	0.46
	Data rate > 1.5				0.04												

continued...

I/O Standard	Condition	V _{CCIO_PIO} (V)			V _{ID} (V)		V _{ICM(DC)} (V)			V _{OD} (V)			V _{OCM} (V)			V _{ILHS} (V)	V _{IHHS} (V)
		Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Max
	Gbps to 3.5 Gbps																
	Data rate ≤ 1.5 Gbps	1.067	1.1	1.133	0.07												
	Data rate > 1.5 Gbps to 3.5 Gbps				0.04												

Table 41. E-Series FPGAs MIPI D-PHY Low-Power I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	Condition		V _{CCIO_PIO} (V)			V _{IL} (V)		V _{IH} (V)		V _{OH} (V)			V _{OL} (V)		
	Device Group	Data rate	Min	Typ	Max	Min	Max	Min	Max	Min	Typ	Max	Min	Typ	Max
DPHY	A	Data rate ≤ 1.5 Gbps	1.164	1.2	1.236	—	0.55	0.74	—	1.1	1.2	1.3	−0.05	—	0.05
		Data rate > 1.5 Gbps to 3.5 Gbps								0.95	—	1.3			
		Data rate ≤ 1.5 Gbps	1.067	1.1	1.133					1	1.1	1.2			

continued...

I/O Standard	Condition		V _{CCIO_PIO} (V)			V _{IL} (V)		V _{IH} (V)		V _{OH} (V)			V _{OL} (V)		
	Device Group	Data rate	Min	Typ	Max	Min	Max	Min	Max	Min	Typ	Max	Min	Typ	Max
		Data rate > 1.5 Gbps to 3.5 Gbps								0.85	—	1.2			
	B	Data rate ≤ 1.5 Gbps	1.164	1.2	1.236	—	0.55	0.74	—	1.1	1.2	1.3	−0.05	—	0.05
		Data rate > 1.5 Gbps to 2.5 Gbps								0.95	—	1.3			
		Data rate ≤ 1.5 Gbps	1.067	1.1	1.133					1	1.1	1.2			
		Data rate > 1.5 Gbps to 2.5 Gbps								0.85	—	1.2			

Table 42. E-Series FPGAs MIPI D-PHY High-Speed I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	Condition		V _{CCIO_PIO} (V)			V _{ID} (V)		V _{ICM(DC)} (V)			V _{OD} (V)			V _{OCM} (V)			V _{ILHS} (V)	V _{IHHS} (V)
	Device Group	Data Rate	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Max
DPHY	A	Data rate ≤ 1.5 Gbps	1.164	1.2	1.236	0.07	—	0.07	—	0.33	0.14	0.2	0.27	0.15	0.2	0.25	−0.04	0.46
		Data rate > 1.5 Gbps to 3.5 Gbps				0.04												
		Data rate ≤ 1.5 Gbps	1.067	1.1	1.133	0.07												
		Data rate > 1.5 Gbps to 3.5 Gbps				0.04												
	B	Data rate ≤ 1.5 Gbps	1.164	1.2	1.236	0.07	—	0.07	—	0.33	0.14	0.2	0.27	0.15	0.2	0.25	−0.04	0.46
		Data rate > 1.5 Gbps				0.04												

continued...

I/O Standard	Condition		V _{CCIO_PIO} (V)			V _{ID} (V)		V _{ICM(DC)} (V)			V _{OD} (V)			V _{OCM} (V)			V _{ILHS} (V)	V _{IHHS} (V)
	Device Group	Data Rate	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Max
		Gbps to 2.5 Gbps																
		Data rate ≤ 1.5 Gbps	1.067	1.1	1.133	0.07												
		Data rate > 1.5 Gbps to 2.5 Gbps				0.04												

HVIO I/O Standard Specifications

Related Information

Recommended Operating Conditions on page 19

HVIO Single-Ended I/O Standards Specifications

Table 43. HVIO Single-Ended I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	V _{CCIO_HVIO} (V)			V _{IL} (V)		V _{IH} (V)		V _{OL} (V) ⁽⁷³⁾	V _{OH} (V) ⁽⁷³⁾
	Min	Typ	Max	Min	Max	Min	Max	Max	Min
1.8 V LVCMOS 1.8 V LVTTTL	1.746	1.8	1.854	−0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.45	V _{CCIO} − 0.45
2.5 V LVCMOS	2.425	2.5	2.575	—	0.7	1.7	—	0.4	2

continued...

⁽⁷³⁾ Applicable to test condition of I_{OH} and I_{OL} at 3 mA.



I/O Standard	V _{CCIO_HVIO} (V)			V _{IL} (V)		V _{IH} (V)		V _{OL} (V) ⁽⁷³⁾	V _{OH} (V) ⁽⁷³⁾
	Min	Typ	Max	Min	Max	Min	Max	Max	Min
2.5 V LVTTTL									
3.3 V LVCMOS 3.3 V LVTTTL	3.201	3.3	3.399	—	0.8	2	—	0.4	2.4

HPS and SDM I/O Standard Specifications

Tables in this section list the supported input voltage (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards.

For minimum voltage values, use the minimum V_{CCIO_HPS} or V_{CCIO_SDM} values. For maximum voltage values, use the maximum V_{CCIO_HPS} or V_{CCIO_SDM} values.

You must perform timing closure analysis to determine the maximum achievable frequency for general-purpose I/O standards.

Related Information

[Recommended Operating Conditions](#) on page 19

⁽⁷³⁾ Applicable to test condition of I_{OH} and I_{OL} at 3 mA.



HPS and SDM Single-Ended I/O Standards Specifications

Table 44. HPS and SDM Single-Ended I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	$V_{CCIO_HPS}, V_{CCIO_SDM}$ (V)			V_{IL} (V)		V_{IH} (V)		V_{OL} (V)	V_{OH} (V)	I_{OL} (mA) ⁽⁷⁴⁾	I_{OH} (mA) ⁽⁷⁴⁾
	Min	Typ	Max	Min	Max	Min	Max	Max	Min	Max	Min
1.8 V LVCMOS	1.71	1.8	1.89	-0.3	$0.35 \times V_{CCIO_HPS}, 0.35 \times V_{CCIO_SDM}$	$0.65 \times V_{CCIO_HPS}, 0.65 \times V_{CCIO_SDM}$	$V_{CCIO_HPS} + 0.3, V_{CCIO_SDM} + 0.3$	0.4	$V_{CCIO_HPS} - 0.4, V_{CCIO_SDM} - 0.4$	8	-8

Switching Characteristics

This section provides the performance characteristics of core and periphery blocks.

Core Performance Specifications

Clock Tree Specifications

Table 45. D-Series FPGAs Clock Tree Performance Specifications

For specification status, see the *Data Sheet Status* table

Parameter	Performance		Unit
	-1V, -2V	-3V	
Programmable clock routing	1,000	780	MHz

⁽⁷⁴⁾ To meet the I_{OH} and I_{OL} specifications, you must set the current strength settings accordingly. For example, to meet the 1.8 V LVCMOS specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I_{OH} and I_{OL} specifications in the data sheet.

Table 46. E-Series FPGAs Clock Tree Performance Specifications

For specification status, see the *Data Sheet Status* table

Parameter	Performance					Unit
	-1V, -2V, -2E	-3V	-4S	-5S	-6S, -6X	
Programmable clock routing	1,000	780	850	710	554	MHz

I/O PLL Specifications

Table 47. D-Series FPGAs I/O PLL Specifications

For specification status, see the *Data Sheet Status* table

Symbol	Parameter	Condition	Min	Typ	Max	Unit
f_{IN}	Input clock frequency source from core clock input and reference clock input	-1V	10	—	1,100 ⁽⁷⁵⁾	MHz
		-2V	10	—	1,000 ⁽⁷⁵⁾	MHz
		-3V	10	—	780 ⁽⁷⁵⁾	MHz
	Input clock frequency source from I/O clock input	-1V	10	—	800 ⁽⁷⁵⁾	MHz
		-2V	10	—	717 ⁽⁷⁵⁾	MHz
		-3V	10	—	625 ⁽⁷⁵⁾	MHz
f_{INPFD}	Input clock frequency to the PFD	—	10	—	325	MHz
f_{VCO}	I/O PLL VCO operating range	-1V	600	—	3,200	MHz
		-2V	600	—	3,200	MHz
		-3V	600	—	2,400	MHz
f_{CLBW}	I/O PLL closed-loop bandwidth	—	0.5	—	20	MHz
continued...						

⁽⁷⁵⁾ This specification is limited by the I/O maximum frequency. The maximum achievable I/O frequency is different for each I/O standard and is dependent on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
f _{OUT}	Output frequency for internal clock (C counter)	-1V	—	—	1,100	MHz
		-2V	—	—	1,000	MHz
		-3V	—	—	780	MHz
f _{OUT_EXT}	Output frequency for external clock output	-1V	—	—	800	MHz
		-2V	—	—	717	MHz
		-3V	—	—	625	MHz
t _{OUTDUTY}	Duty cycle for dedicated external clock output (when set to 50%)	f _{OUT_EXT} < 300 MHz	45	50	55	%
		f _{OUT_EXT} ≥ 300 MHz	40/45 ⁽⁷⁶⁾	50	55 ⁽⁷⁶⁾ /60	%
t _{FCOMP} ⁽⁷⁷⁾	External feedback clock compensation time	—	—	—	5	ns
f _{DYCONFIGCLK}	Dynamic configuration clock for mgmt_clk	—	—	—	100	MHz
t _{LOCK}	Time required to lock from end-of-device configuration or deassertion of areset	—	—	—	1	ms
t _{DLOCK}	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/ delays)	—	—	—	1	ms
t _{PLL_PSERR} ⁽⁷⁸⁾	Accuracy of PLL phase shift	—	—	—	±50	ps
continued...						

⁽⁷⁶⁾ To achieve 5% duty cycle for f_{OUT_EXT} ≥ 300 MHz, you only can use tx_outclk port from the LVDS SERDES Intel FPGA IP. Refer to the *Clocking and PLL User Guide* for the detail design guidelines.

⁽⁷⁷⁾ Not applicable for fabric-feeding I/O PLL.

⁽⁷⁸⁾ PLL phase shift accuracy is 50 ps with the assumption of f_{VCO} = 1.6 GHz.



Symbol	Parameter	Condition	Min	Typ	Max	Unit
t _{ARESET}	Minimum pulse width on the areset signal	—	10	—	—	ns
t _{INCCJ}	Input clock cycle-to-cycle jitter	f _{REF} < 100 MHz ⁽⁷⁹⁾	—	—	750	ps (p-p)
		f _{REF} ≥ 100 MHz ⁽⁷⁹⁾	—	—	0.15	UI (p-p)
t _{REFPJ}	Reference phase jitter (rms) ⁽⁸⁰⁾	Carrier frequency: 100 MHz with integrated bandwidth of 10 kHz to 50 MHz	—	—	1.42	ps
t _{REFPN}	Reference phase noise ⁽⁸¹⁾ ⁽⁸⁰⁾	10 Hz	—	—	−90	dBc/Hz
		100 Hz	—	—	−100	dBc/Hz
		1 kHz	—	—	−110	dBc/Hz
		10 kHz	—	—	−120	dBc/Hz
		100 kHz	—	—	−130	dBc/Hz
		1 MHz	—	—	−138	dBc/Hz
		10 MHz	—	—	−142	dBc/Hz
		100 MHz	—	—	−144	dBc/Hz
t _{OUTPJ_DC} ⁽⁷⁷⁾ ⁽⁸²⁾	Period jitter for dedicated clock output	f _{OUT} < 100 MHz ⁽⁷⁹⁾	—	—	17.5	mUI (p-p)
		f _{OUT} ≥ 100 MHz ⁽⁷⁹⁾	—	—	175	ps (p-p)
continued...						

⁽⁷⁹⁾ f_{REF} is f_{IN}/N , specification applies when $N = 1$.

⁽⁸⁰⁾ Requirement for DDR/LPDDR protocol and LVDS SERDES applications only.

⁽⁸¹⁾ The phase noise numbers in this table are the maximum acceptable phase noise values measured at a carrier frequency of 100 MHz. To calculate the phase noise requirement at any other frequency, use the formula: REFCLK phase noise at f (MHz) = REFCLK phase noise at 100 MHz + $(20 \times \log_{10} (f/100))$.

⁽⁸²⁾ This jitter specification does not include the effect of spread-spectrum clock. The magnitude of jitter deterioration is largely depend on the spread-spectrum clock profile used. Refer to the *Clocking and PLL User Guide* for the recommended spread-spectrum clock profile.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
t _{OUTCCJ_DC} ⁽⁷⁷⁾ ⁽⁸²⁾	Cycle-to-cycle jitter for dedicated clock output	f _{OUT} < 100 MHz ⁽⁷⁹⁾	—	—	17.5	mUI (p-p)
		f _{OUT} ≥ 100 MHz ⁽⁷⁹⁾	—	—	175	ps (p-p)
t _{OUTPJ_IO} ⁽⁸³⁾ ⁽⁸²⁾	Period jitter for clock output on the regular I/O	f _{OUT} < 100 MHz ⁽⁷⁹⁾	—	—	60	mUI (p-p)
		f _{OUT} ≥ 100 MHz ⁽⁷⁹⁾	—	—	600	ps (p-p)
t _{OUTCCJ_IO} ⁽⁸³⁾ ⁽⁸²⁾	Cycle-to-cycle jitter for clock output on the regular I/O	f _{OUT} < 100 MHz ⁽⁷⁹⁾	—	—	60	mUI (p-p)
		f _{OUT} ≥ 100 MHz ⁽⁷⁹⁾	—	—	600	ps (p-p)
t _{CASC_OUTPJ_DC} ⁽⁷⁷⁾	Period jitter for dedicated clock output in cascaded PLLs	f _{OUT} < 100 MHz ⁽⁷⁹⁾	—	—	17.5	mUI (p-p)
		f _{OUT} ≥ 100 MHz ⁽⁷⁹⁾	—	—	175	ps (p-p)

Table 48. E-Series FPGAs I/O PLL Specifications

For specification status, see the *Data Sheet Status* table

Symbol	Parameter	Condition	Min	Typ	Max	Unit
f _{IN}	Input clock frequency source from core clock input and reference clock input	-1V, -4S	10	—	1,100 ⁽⁸⁴⁾	MHz
		-2V, -2E, -5S	10	—	1,000 ⁽⁸⁴⁾	MHz
		-3V, -6S, -6X	10	—	780 ⁽⁸⁴⁾	MHz
	Input clock frequency source from I/O clock input	-1V, -4S	10	—	800 ⁽⁸⁴⁾	MHz
		-2V, -2E, -5S	10	—	717 ⁽⁸⁴⁾	MHz
		-3V, -6S, -6X	10	—	625 ⁽⁸⁴⁾	MHz
f _{INPFD}	Input clock frequency to the PFD	—	10	—	325	MHz

continued...

- ⁽⁸³⁾ External memory interface clock output jitter specifications use a different measurement method, which are available in the *Memory Output clock Jitter Specifications* table.
- ⁽⁸⁴⁾ This specification is limited by the I/O maximum frequency. The maximum achievable I/O frequency is different for each I/O standard and is dependent on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
f _{VCO}	I/O PLL VCO operating range	-1V, -4S	600	—	3,200	MHz
		-2V, -2E, -5S	600	—	3,200	MHz
		-3V, -6S, -6X	600	—	2,400	MHz
f _{CLBW}	I/O PLL closed-loop bandwidth	—	0.5	—	20	MHz
f _{OUT}	Output frequency for internal clock (C counter)	-1V, -4S	—	—	1,100	MHz
		-2V, -2E, -5S	—	—	1,000	MHz
		-3V, -6S, -6X	—	—	780	MHz
f _{OUT_EXT}	Output frequency for external clock output	-1V, -4S	—	—	800	MHz
		-2V, -2E, -5S	—	—	717	MHz
		-3V, -6S, -6X	—	—	625	MHz
t _{OUTDUTY}	Duty cycle for dedicated external clock output (when set to 50%)	f _{OUT_EXT} < 300 MHz	45	50	55	%
		f _{OUT_EXT} ≥ 300 MHz	40/45 ⁽⁸⁵⁾	50	55 ⁽⁸⁵⁾ /60	%
t _{FCOMP} ⁽⁸⁶⁾	External feedback clock compensation time	—	—	—	5	ns
f _{DYCONFIGCLK}	Dynamic configuration clock for mgmt_clk	—	—	—	100	MHz
t _{LOCK}	Time required to lock from end-of-device configuration or deassertion of areset	—	—	—	1	ms

continued...

⁽⁸⁵⁾ To achieve 5% duty cycle for f_{OUT_EXT} ≥ 300 MHz, you only can use tx_outclk port from the LVDS SERDES Intel FPGA IP. Refer to the *Clocking and PLL User Guide* for the detail design guidelines.

⁽⁸⁶⁾ Not applicable for fabric-feeding I/O PLL.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
t _{DLOCK}	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	—	—	—	1	ms
t _{PLL_PSERR} ⁽⁸⁷⁾	Accuracy of PLL phase shift	—	—	—	±50	ps
t _{ARESET}	Minimum pulse width on the areset signal	—	10	—	—	ns
t _{INCCJ}	Input clock cycle-to-cycle jitter	f _{REF} < 100 MHz ⁽⁸⁸⁾	—	—	750	ps (p-p)
		f _{REF} ≥ 100 MHz ⁽⁸⁸⁾	—	—	0.15	UI (p-p)
t _{REFPJ}	Reference phase jitter (rms) ⁽⁸⁹⁾	Carrier frequency: 100 MHz with integrated bandwidth of 10 kHz to 50 MHz	—	—	1.42	ps
t _{REFPN}	Reference phase noise ⁽⁹⁰⁾ ⁽⁸⁹⁾	10 Hz	—	—	−90	dBc/Hz
		100 Hz	—	—	−100	dBc/Hz
		1 kHz	—	—	−110	dBc/Hz
		10 kHz	—	—	−120	dBc/Hz
		100 kHz	—	—	−130	dBc/Hz
		1 MHz	—	—	−138	dBc/Hz
continued...						

⁽⁸⁷⁾ PLL phase shift accuracy is 50 ps with the assumption of f_{VCO} = 1.6 GHz.

⁽⁸⁸⁾ f_{REF} is f_{IN}/N, specification applies when N = 1.

⁽⁸⁹⁾ Requirement for DDR/LPDDR protocol and LVDS SERDES applications only.

⁽⁹⁰⁾ The phase noise numbers in this table are the maximum acceptable phase noise values measured at a carrier frequency of 100 MHz. To calculate the phase noise requirement at any other frequency, use the formula: REFCLK phase noise at f (MHz) = REFCLK phase noise at 100 MHz + (20 × log₁₀ (f/100)).



Symbol	Parameter	Condition	Min	Typ	Max	Unit
		10 MHz	—	—	–142	dBc/Hz
		100 MHz	—	—	–144	dBc/Hz
$t_{OUTPJ_DC}^{(86)(91)}$	Period jitter for dedicated clock output	$f_{OUT} < 100 \text{ MHz}^{(88)}$	—	—	17.5	mUI (p-p)
		$f_{OUT} \geq 100 \text{ MHz}^{(88)}$	—	—	175	ps (p-p)
$t_{OUTCCJ_DC}^{(86)(91)}$	Cycle-to-cycle jitter for dedicated clock output	$f_{OUT} < 100 \text{ MHz}^{(88)}$	—	—	17.5	mUI (p-p)
		$f_{OUT} \geq 100 \text{ MHz}^{(88)}$	—	—	175	ps (p-p)
$t_{OUTPJ_IO}^{(92)(91)}$	Period jitter for clock output on the regular I/O	$f_{OUT} < 100 \text{ MHz}^{(88)}$	—	—	60	mUI (p-p)
		$f_{OUT} \geq 100 \text{ MHz}^{(88)}$	—	—	600	ps (p-p)
$t_{OUTCCJ_IO}^{(92)(91)}$	Cycle-to-cycle jitter for clock output on the regular I/O	$f_{OUT} < 100 \text{ MHz}^{(88)}$	—	—	60	mUI (p-p)
		$f_{OUT} \geq 100 \text{ MHz}^{(88)}$	—	—	600	ps (p-p)
$t_{CASC_OUTPJ_DC}^{(86)}$	Period jitter for dedicated clock output in cascaded PLLs	$f_{OUT} < 100 \text{ MHz}^{(88)}$	—	—	17.5	mUI (p-p)
		$f_{OUT} \geq 100 \text{ MHz}^{(88)}$	—	—	175	ps (p-p)

Related Information

[Memory Output Clock Jitter Specifications](#) on page 84

Provides more information about the external memory interface clock output jitter specifications.

⁽⁹¹⁾ This jitter specification does not include the effect of spread-spectrum clock. The magnitude of jitter deterioration is largely depend on the spread-spectrum clock profile used. Refer to the *Clocking and PLL User Guide* for the recommended spread-spectrum clock profile.

⁽⁹²⁾ External memory interface clock output jitter specifications use a different measurement method, which are available in the *Memory Output clock Jitter Specifications* table.

DSP Block Specifications

Table 49. D-Series FPGAs DSP Block Performance Specifications for Single DSP Block

For specification status, see the *Data Sheet Status* table

Mode	Performance			Unit
	-1V	-2V	-3V	
Fixed-point 18 × 19 multiplication mode	768	655	574	MHz
Fixed-point 27 × 27 multiplication mode	768	655	574	MHz
Fixed-point 18 × 19 multiplier adder mode	768	655	574	MHz
Fixed-point 18 × 19 multiplier adder summed with 36-bit input mode	768	655	574	MHz
Fixed-point six 9 × 9 multiplier adder mode	768	655	574	MHz
FP32 floating-point multiplication mode	637	492	431	MHz
FP32 floating-point adder or subtract mode	637	492	431	MHz
FP32 floating-point multiplier adder or subtract mode	637	492	431	MHz
FP32 floating-point multiplier accumulate mode	637	492	431	MHz
Addition or subtraction of two FP16 floating-point multiplication mode	637	492	431	MHz
Sum/sub of two FP16 multiplications with FP32 (addition/subtraction)	637	492	431	MHz
Sum/sub of two FP16 multiplications with accumulation (addition/subtraction)	637	492	431	MHz
continued...				

Mode	Performance			Unit
	-1V	-2V	-3V	
Tensor floating-point mode	637	492	431	MHz
Tensor accumulation mode: fp32	637	492	431	MHz
Tensor fixed-point mode	768	655	574	MHz
INT16 complex multiplication mode	768	655	574	MHz

Table 50. D-Series FPGAs DSP Block Performance Specifications for Multiple DSP Blocks

For specification status, see the *Data Sheet Status* table

Mode	Performance			Unit
	-1V	-2V	-3V	
Fixed-point 18 x 19 complex multiplication mode	768	655	574	MHz
Fixed-point 18 x 19 FIR systolic mode	768	655	574	MHz
FP32 floating-point complex multiplication	637	492	431	MHz
FP32 floating-point vector dot product	637	492	431	MHz
FP16 floating-point complex multiplication	637	492	431	MHz
FP16 floating-point vector dot product	637	492	431	MHz
Tensor floating-point cascade chain	637	492	431	MHz
Tensor fixed-point cascade chain	768	655	574	MHz

Table 51. E-Series FPGAs DSP Block Performance Specifications for Single DSP Block

For specification status, see the *Data Sheet Status* table

Mode	Performance						Unit
	-1V	-2V, -2E	-3V	-4S	-5S	-6S, -6X	
Fixed-point 18 × 19 multiplication mode	768	655	574	558	489	408	MHz
Fixed-point 27 × 27 multiplication mode	768	655	574	558	489	408	MHz
Fixed-point 18 × 19 multiplier adder mode	768	655	574	558	489	408	MHz
Fixed-point 18 × 19 multiplier adder summed with 36-bit input mode	768	655	574	558	489	408	MHz
Fixed-point six 9 × 9 multiplier adder mode	768	655	574	558	489	408	MHz
FP32 floating-point multiplication mode	637	492	431	418	367	306	MHz
FP32 floating-point adder or subtract mode	637	492	431	418	367	306	MHz
FP32 floating-point multiplier adder or subtract mode	637	492	431	418	367	306	MHz
FP32 floating-point multiplier accumulate mode	637	492	431	418	367	306	MHz
Addition or subtraction of two FP16 floating-point multiplication mode	637	492	431	418	367	306	MHz

continued...

Mode	Performance						Unit
	-1V	-2V, -2E	-3V	-4S	-5S	-6S, -6X	
Sum/sub of two FP16 multiplications with FP32 (addition/subtraction)	637	492	431	418	367	306	MHz
Sum/sub of two FP16 multiplications with accumulation (addition/subtraction)	637	492	431	418	367	306	MHz
Tensor floating-point mode	637	492	431	418	367	306	MHz
Tensor accumulation mode: fp32	637	492	431	418	367	306	MHz
Tensor fixed-point mode	768	655	574	558	489	408	MHz
INT16 complex multiplication mode	768	655	574	558	489	408	MHz

Table 52. E-Series FPGAs DSP Block Performance Specifications for Multiple DSP Blocks

For specification status, see the *Data Sheet Status* table

Mode	Performance						Unit
	-1V	-2V, -2E	-3V	-4S	-5S	-6S, -6X	
Fixed-point 18 x 19 complex multiplication mode	768	655	574	558	489	408	MHz
Fixed-point 18 x 19 FIR systolic mode	768	655	574	558	489	408	MHz
FP32 floating-point complex multiplication	637	492	431	418	367	306	MHz
continued...							

Mode	Performance						Unit
	-1V	-2V, -2E	-3V	-4S	-5S	-6S, -6X	
FP32 floating-point vector dot product	637	492	431	418	367	306	MHz
FP16 floating-point complex multiplication	637	492	431	418	367	306	MHz
FP16 floating-point vector dot product	637	492	431	418	367	306	MHz
Tensor floating-point cascade chain	637	492	431	418	367	306	MHz
Tensor fixed-point cascade chain	768	655	574	558	489	408	MHz

Memory Block Specifications

To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL and set to 50% output duty cycle. Use the Intel Quartus Prime software to report timing for the memory block clocking schemes.

When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in f_{MAX} .

Table 53. D-Series FPGAs Memory Block Performance Specifications

For specification status, see the *Data Sheet Status* table

Memory	Mode	Performance			Unit
		-1V	-2V	-3V	
MLAB	Single-port RAM/ROM Simple dual-port RAM	1,000	782	667	MHz
	Simple dual-port RAM with read-during-write option	630	510	460	MHz
M20K block ⁽⁹³⁾	Single-port RAM/ROM	1000 (HS)	782 (HS)	667 (HS)	MHz

continued...

⁽⁹³⁾ For M20K block, timing/power optimization feature is available. The available options are high speed (HS) and low power (LP).

Memory	Mode	Performance			Unit
		-1V	-2V	-3V	
	Simple dual-port RAM	850 (LP)	664 (LP)	567 (LP)	
	Simple dual-port RAM, coherent read enabled	1000 (HS) 850 (LP)	782 (HS) 664 (LP)	667 (HS) 567 (LP)	MHz
	Single-port RAM with the read-during-write option set to Old Data Simple dual-port RAM with the read-during-write option set to Old Data	800 (HS) 680 (LP)	640 (HS) 540 (LP)	560 (HS) 476 (LP)	MHz
	Simple dual-port RAM with ECC enabled, 512 x 32	600 (HS) 500 (LP)	480 (HS) 400 (LP)	420 (HS) 357 (LP)	MHz
	Simple dual-port RAM with ECC, optional pipeline registers enabled, 512 x 32	1000 (HS) 850 (LP)	782 (HS) 664 (LP)	667 (HS) 567 (LP)	MHz
	Dual-port ROM True dual-port RAM	600 (HS)	500 (HS)	420 (HS)	MHz
	Simple quad-port RAM	600 (HS)	500 (HS)	420 (HS)	MHz

Table 54. E-Series FPGAs Memory Block Performance Specifications

For specification status, see the *Data Sheet Status* table

Memory	Mode	Performance						Unit
		-1V	-2V, -2E	-3V	-4S	-5S	-6S, -6X	
MLAB	Single-port RAM/ROM Simple dual-port RAM	850	750	510	600	469	400	MHz
	Simple dual-port RAM with read-during-write option	530	450	380	400	310	280	MHz
continued...								

Memory	Mode	Performance						Unit
		-1V	-2V, -2E	-3V	-4S	-5S	-6S, -6X	
M20K block ⁽⁹⁴⁾	Single-port RAM/ROM Simple dual-port RAM	1000 (HS) 850 (LP)	782 (HS) 664 (LP)	667 (HS) 567 (LP)	700 (HS) 595 (LP)	550 (HS) 470 (LP)	465 (HS) 400 (LP)	MHz
	Simple dual-port RAM, coherent read enabled	1000 (HS) 850 (LP)	782 (HS) 664 (LP)	667 (HS) 567 (LP)	700 (HS) 595 (LP)	550 (HS) 470 (LP)	465 (HS) 400 (LP)	MHz
	Single-port RAM with the read-during-write option set to Old Data Simple dual-port RAM with the read-during-write option set to Old Data	800 (HS) 680 (LP)	640 (HS) 540 (LP)	560 (HS) 476 (LP)	560 (HS) 475 (LP)	440 (HS) 375 (LP)	370 (HS) 320 (LP)	MHz
	Simple dual-port RAM with ECC enabled, 512 × 32	600 (HS) 500 (LP)	480 (HS) 400 (LP)	420 (HS) 357 (LP)	420 (HS) 355 (LP)	330 (HS) 280 (LP)	280 (HS) 240 (LP)	MHz
	Simple dual-port RAM with ECC, optional pipeline registers enabled, 512 × 32	1000 (HS) 850 (LP)	782 (HS) 664 (LP)	667 (HS) 567 (LP)	700 (HS) 595 (LP)	550 (HS) 470 (LP)	465 (HS) 400 (LP)	MHz
	Dual-port ROM True dual-port RAM	600 (HS)	500 (HS)	420 (HS)	445 (HS)	335 (HS)	280 (HS)	MHz
	Simple quad-port RAM	600 (HS)	500 (HS)	420 (HS)	445 (HS)	335 (HS)	280 (HS)	MHz

⁽⁹⁴⁾ For M20K block, timing/power optimization feature is available. The available options are high speed (HS) and low power (LP).



Local Temperature Sensor Specifications

Table 55. Local Temperature Sensor Specifications

For specification status, see the *Data Sheet Status* table

Description	Temperature Range	Accuracy	Sampling Rate ⁽⁹⁵⁾	Conversion Time
Local temperature sensor	−40 to 125°C ⁽⁹⁶⁾	±5°C	1 KSPS	< 1 ms

Related Information

[Recommended Operating Conditions](#) on page 19

Remote Temperature Diode Specifications

Note the following for the remote temperature diode specifications:

- The temperature diode characteristics in this table target for three-currents temperature sensing chip implementation. The characteristics can also apply to two-currents temperature sensing chip implementation.
- Absolute accuracy is dependent on third-party external diode ADC and integration specifics.

Table 56. Remote Temperature Diode Specifications (Core Fabric TSD)

For specification status, see the *Data Sheet Status* table

Description	Min	Typ	Max	Unit
I _{bias} , diode source current	10	—	170	μA
V _{bias} , voltage across diode	0.54	—	0.83	V
Series resistance	—	—	<5.5	Ω
Diode ideality factor	—	1.006 ⁽⁹⁷⁾	—	—

⁽⁹⁵⁾ The read out is subject to the SDM mailbox activity status.

⁽⁹⁶⁾ Temperature range refers to junction temperature.

⁽⁹⁷⁾ When using lower injection current (two-currents) implementation, the ideality factor is 1.009.

Voltage Sensor Specifications

Table 57. Voltage Sensor Specifications

For specification status, see the *Data Sheet Status* table

Parameter		Minimum	Typical	Maximum	Unit
Resolution		—	7	—	Bit
Sampling rate ⁽⁹⁸⁾		—	—	1	KSPS
Input capacitance		—	—	40	pF
External reference voltage		1.125	1.25	1.375	V
Voltage sensor accuracy, V_{in} range: 0 V to 1.1 V ⁽⁹⁹⁾		—	—	±3.5	%
Unipolar input mode	Input signal range for V_{sigp}	—	—	1.35	V
	Common mode voltage on V_{sign}	—	—	0.25	V
	Input signal range for $V_{sigp} - V_{sign}$	—	—	1.1	V

Periphery Performance Specifications

This section describes the periphery performance, LVDS SERDES, and external memory interface.

Actual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

⁽⁹⁸⁾ The read out is subject to the SDM mailbox activity status.

⁽⁹⁹⁾ For 1.2 V and 1.8 V voltage rails in channel 3, 4, 5, and 9, the accuracy is ±4.5%.

LVDS SERDES Specifications

Table 58. D-Series and E-Series Device Group A FPGAs LVDS SERDES Specifications

LVDS serializer/deserializer (SERDES) block supports SERDES factor J = 4 and 8.

DDR registers support SERDES factor J = 1 and 2.

You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.

For specification status, see the *Data Sheet Status* table

Parameter	Symbol	Condition	–1 Speed Grade			–2 Speed Grade			–3 Speed Grade			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Clock frequency	$f_{\text{HSCLK_in}}$ (input clock frequency) True Differential Signaling I/O Standards	Clock boost factor W = 1 to 40 ⁽¹⁰⁰⁾	10	—	800	10	—	800	10	—	625	MHz
	$f_{\text{HSCLK_in}}$ (input clock frequency) SLVS400 I/O Standards	Clock boost factor W = 1 to 40 ⁽¹⁰⁰⁾	10	—	435.5	10	—	435.5	10	—	435.5	MHz
	$f_{\text{HSCLK_in}}$ (input clock frequency) Single-Ended I/O Standards	Clock boost factor W = 1 to 40 ⁽¹⁰⁰⁾	10	—	625	10	—	625	10	—	525	MHz
continued...												

⁽¹⁰⁰⁾ Clock Boost Factor (W) is the ratio between the input data rate and the input clock rate.

Parameter	Symbol	Condition	–1 Speed Grade			–2 Speed Grade			–3 Speed Grade			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
	f _{HCLK_OUT} (output clock frequency) True Differential Signaling I/O Standards	—	—	—	800	—	—	800	—	—	625	MHz
Transmitter	True Differential Signaling I/O Standards - f _{HSDR} (data rate) ⁽¹⁰¹⁾	SERDES factor J = 4 and 8 ⁽¹⁰²⁾ ⁽¹⁰³⁾ ⁽¹⁰⁴⁾	600	—	1,600	600	—	1,600	600	—	1,250	Mbps
		SERDES factor J = 2, uses DDR registers	150	—	840 ⁽¹⁰⁵⁾	150	—	⁽¹⁰⁵⁾	150	—	⁽¹⁰⁵⁾	Mbps
		SERDES factor J = 1, uses DDR registers	150	—	420 ⁽¹⁰⁵⁾	150	—	⁽¹⁰⁵⁾	150	—	⁽¹⁰⁵⁾	Mbps
continued...												

⁽¹⁰¹⁾ Requires package skew compensation with PCB trace length.

⁽¹⁰²⁾ The F_{max} specification is based on the fast clock used for serial data. The interface F_{max} is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

⁽¹⁰³⁾ The V_{CC} and V_{CCP} must be on a combined power layer and a maximum load of 5 pF for chip-to-chip interface.

⁽¹⁰⁴⁾ The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource that you use. The I/O differential buffer and serializer do not have a minimum toggle rate.

⁽¹⁰⁵⁾ The maximum ideal data rate is the SERDES factor (J) × the PLL maximum output frequency (f_{OUT}) provided you can close the design timing and the signal integrity meets the interface requirements.



Parameter	Symbol	Condition	–1 Speed Grade			–2 Speed Grade			–3 Speed Grade			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
	$t_{x \text{ Jitter - True Differential Signaling I/O Standards}}$	Total jitter for data rate, 600 Mbps – 1.6 Gbps	$\leq 1,600$ Mbps: 160 $\leq 1,434$ Mbps: 200 $\leq 1,250$ Mbps: 250 $\leq 1,000$ Mbps: 300 ≤ 800 Mbps: 320 600 Mbps: 340			$\leq 1,600$ Mbps: 160 $\leq 1,434$ Mbps: 200 $\leq 1,250$ Mbps: 250 $\leq 1,000$ Mbps: 300 ≤ 800 Mbps: 320 600 Mbps: 340			$\leq 1,250$ Mbps: 250 $\leq 1,000$ Mbps: 300 ≤ 800 Mbps: 320 600 Mbps: 340			ps
	$t_{DUTY}^{(106)}$	TX output clock duty cycle for True Differential Signaling I/O Standards	45	50	55	45	50	55	45	50	55	%
	$t_{RISE}^{(103)}$ and $t_{FALL}^{(107)}$	True Differential Signaling I/O Standards	—	—	160	—	—	160	—	—	200	ps
	$T_{CCS}^{(101)}$ $t_{DUTY}^{(106)}$	True Differential Signaling I/O Standards	—	—	330	—	—	330	—	—	330	ps
Receiver	True Differential Signaling I/O Standards $f_{HSDRDP}^{(104)}$ (data rate)	SERDES factor J = 4 and $g^{(102)}$ $t_{DUTY}^{(103)}$ $t_{DUTY}^{(104)}$	600	—	1,600	600	—	1,600	600	—	1,250	Mbps
continued...												

(106) Not applicable for DIVCLK = 1.

(107) This applies to default pre-emphasis and V_{OD} settings only.

Parameter	Symbol	Condition	–1 Speed Grade			–2 Speed Grade			–3 Speed Grade			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
SLVS400 I/O Standards – f_{HSDRPA} (data rate)	f_{HSDR} (data rate) (without DPA) ⁽¹⁰¹⁾	SERDES factor J = 4 and 8 ⁽¹⁰²⁾ ⁽¹⁰³⁾ ⁽¹⁰⁴⁾	600	—	871	600	—	871	600	—	871	Mbps
		SERDES factor J = 4 and 8 ⁽¹⁰²⁾ ⁽¹⁰³⁾ ⁽¹⁰⁴⁾	⁽¹⁰⁴⁾	—	⁽¹⁰⁸⁾	⁽¹⁰⁴⁾	—	⁽¹⁰⁸⁾	⁽¹⁰⁴⁾	—	⁽¹⁰⁸⁾	Mbps
		SERDES factor J = 2, uses DDR registers	⁽¹⁰⁴⁾	—	⁽¹⁰⁵⁾	⁽¹⁰⁴⁾	—	⁽¹⁰⁵⁾	⁽¹⁰⁴⁾	—	⁽¹⁰⁵⁾	Mbps
		SERDES factor J = 1, uses DDR registers	⁽¹⁰⁴⁾	—	⁽¹⁰⁵⁾	⁽¹⁰⁴⁾	—	⁽¹⁰⁵⁾	⁽¹⁰⁴⁾	—	⁽¹⁰⁵⁾	Mbps
DPA (FIFO mode)	DPA run length	—	—	—	≤10,000	—	—	≤10,000	—	—	≤10,000	UI
DPA (soft CDR mode)	DPA run length	SGMII/GbE protocol	—	—	5	—	—	5	—	—	5	UI
		All other protocols	—	—	50 data transition per 208 UI	—	—	50 data transition per 208 UI	—	—	50 data transition per 208 UI	—
Soft CDR mode	Soft-CDR ppm tolerance	—	–300	—	300	–300	—	300	–300	—	300	ppm
Non DPA mode	Sampling window	—	—	—	330	—	—	330	—	—	330	ps

⁽¹⁰⁸⁾ You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

Table 59. E-Series Device Group B FPGAs LVDS SERDES Specifications

LVDS serializer/deserializer (SERDES) block supports SERDES factor J = 4 and 8.

DDR registers support SERDES factor J = 1 and 2.

You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.

For specification status, see the *Data Sheet Status* table

Parameter	Symbol	Condition	-4 Speed Grade			-5 Speed Grade			-6 Speed Grade			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Clock frequency	f _{HCLK_in} (input clock frequency) True Differential Signaling I/O Standards	Clock boost factor W = 1 to 40 ⁽¹⁰⁹⁾	10	—	625	10	—	625	10	—	500	MHz
	f _{HCLK_in} (input clock frequency) SLVS400 I/O Standards	Clock boost factor W = 1 to 40 ⁽¹⁰⁹⁾	10	—	435.5	10	—	435.5	10	—	435.5	MHz
	f _{HCLK_in} (input clock frequency) Single-Ended I/O Standards	Clock boost factor W = 1 to 40 ⁽¹⁰⁹⁾	10	—	625	10	—	625	10	—	525	MHz
	f _{HCLK_OUT} (output clock frequency)	—	—	—	625	—	—	625	—	—	500	MHz

continued...

⁽¹⁰⁹⁾ Clock Boost Factor (W) is the ratio between the input data rate and the input clock rate.

Parameter	Symbol	Condition	–4 Speed Grade			–5 Speed Grade			–6 Speed Grade			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
	True Differential Signaling I/O Standards											
Transmitter	True Differential Signaling I/O Standards - f _{HSDR} (data rate) ⁽¹¹⁰⁾	SERDES factor J = 4 and 8 ⁽¹¹¹⁾ ⁽¹¹²⁾ ⁽¹¹³⁾	600	—	1,250	600	—	1,250	600	—	1,000	Mbps
		SERDES factor J = 2, uses DDR registers	150	—	840 ⁽¹¹⁴⁾	150	—	⁽¹¹⁴⁾	150	—	⁽¹¹⁴⁾	Mbps
		SERDES factor J = 1, uses DDR registers	150	—	420 ⁽¹¹⁴⁾	150	—	⁽¹¹⁴⁾	150	—	⁽¹¹⁴⁾	Mbps
continued...												

⁽¹¹⁰⁾ Requires package skew compensation with PCB trace length.

⁽¹¹¹⁾ The F_{max} specification is based on the fast clock used for serial data. The interface F_{max} is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

⁽¹¹²⁾ The V_{CC} and V_{CCP} must be on a combined power layer and a maximum load of 5 pF for chip-to-chip interface.

⁽¹¹³⁾ The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource that you use. The I/O differential buffer and serializer do not have a minimum toggle rate.

⁽¹¹⁴⁾ The maximum ideal data rate is the SERDES factor (J) × the PLL maximum output frequency (f_{OUT}) provided you can close the design timing and the signal integrity meets the interface requirements.



Parameter	Symbol	Condition	-4 Speed Grade			-5 Speed Grade			-6 Speed Grade			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
	$t_{x \text{ Jitter - True Differential Signaling I/O Standards}}$	Total jitter for data rate, 600 Mbps – 1.25 Gbps	$\leq 1,250 \text{ Mbps: } 250$ $\leq 1,000 \text{ Mbps: } 300$ $\leq 800 \text{ Mbps: } 320$ $600 \text{ Mbps: } 340$			$\leq 1,250 \text{ Mbps: } 250$ $\leq 1,000 \text{ Mbps: } 300$ $\leq 800 \text{ Mbps: } 320$ $600 \text{ Mbps: } 340$			$\leq 1,000 \text{ Mbps: } 300$ $\leq 800 \text{ Mbps: } 320$ $600 \text{ Mbps: } 340$			ps
	$t_{DUTY}^{(115)}$	TX output clock duty cycle for True Differential Signaling I/O Standards	45	50	55	45	50	55	45	50	55	%
	$t_{RISE} \text{ and } t_{FALL}^{(112)}$	True Differential Signaling I/O Standards	—	—	160	—	—	160	—	—	200	ps
	$T_{CCS}^{(110)}$	True Differential Signaling I/O Standards	—	—	330	—	—	330	—	—	330	ps
Receiver	True Differential Signaling I/O Standards - f_{HSDRDP} (data rate)	SERDES factor J = 4 and 8 ⁽¹¹¹⁾ ⁽¹¹²⁾ ⁽¹¹³⁾	600	—	1,250	600	—	1,250	600	—	1,000	Mbps
continued...												

⁽¹¹⁵⁾ Not applicable for DIVCLK = 1.

⁽¹¹⁶⁾ This applies to default pre-emphasis and V_{OD} settings only.

Parameter	Symbol	Condition	–4 Speed Grade			–5 Speed Grade			–6 Speed Grade			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
SLVS400 I/O Standards – f_{HSDRPA} (data rate)	f_{HSDR} (data rate) (without DPA) ⁽¹¹⁰⁾	SERDES factor J = 4 and 8 ⁽¹¹¹⁾ ⁽¹¹²⁾ ⁽¹¹³⁾	600	—	871	600	—	871	600	—	871	Mbps
		SERDES factor J = 4 and 8 ⁽¹¹¹⁾ ⁽¹¹²⁾ ⁽¹¹³⁾	(113)	—	(117)	(113)	—	(117)	(113)	—	(117)	Mbps
		SERDES factor J = 2, uses DDR registers	(113)	—	(114)	(113)	—	(114)	(113)	—	(114)	Mbps
		SERDES factor J = 1, uses DDR registers	(113)	—	(114)	(113)	—	(114)	(113)	—	(114)	Mbps
DPA (FIFO mode)	DPA run length	—	—	—	≤10,000	—	—	≤10,000	—	—	≤10,000	UI
DPA (soft CDR mode)	DPA run length	SGMII/GbE protocol	—	—	5	—	—	5	—	—	5	UI
		All other protocols	—	—	50 data transition per 208 UI	—	—	50 data transition per 208 UI	—	—	50 data transition per 208 UI	—
Soft CDR mode	Soft-CDR ppm tolerance	—	–300	—	300	–300	—	300	–300	—	300	ppm
Non DPA mode	Sampling window	—	—	—	330	—	—	330	—	—	330	ps

⁽¹¹⁷⁾ You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

DPA Lock Time Specifications

Table 60. DPA Lock Time Specifications

The DPA lock time is for one channel. One data transition is defined as a 0-to-1 or 1-to-0 transition.

For specification status, see the *Data Sheet Status* table

Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions ⁽¹¹⁸⁾	Maximum Data Transition
SPI-4	00000000001111111111	2	128	768
Parallel Rapid I/O	00001111	2	128	768
	10010000	4	64	768
Miscellaneous	10101010	8	32	768
	01010101	8	32	768

⁽¹¹⁸⁾ This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

LVDS SERDES Soft-CDR Sinusoidal Jitter Tolerance Specifications

Figure 2. LVDS SERDES Soft-CDR Sinusoidal Jitter Tolerance Specifications for a Data Rate Equal to 1.6 Gbps





Table 61. LVDS SERDES Soft-CDR Sinusoidal Jitter Mask Values for a Data Rate Equal to 1.6 Gbps

For specification status, see the *Data Sheet Status* table

Parameter	Jitter Frequency (Hz)	Sinusoidal Jitter (UI)
F1	10,000	25
F2	17,565	25
F3	1,493,000	0.22
F4	50,000,000	0.22

Figure 3. LVDS SERDES Soft-CDR Sinusoidal Jitter Tolerance Specifications for a Data Rate Less than 1.6 Gbps



Memory Standards Supported

Table 62. D-Series FPGAs Memory Standards Supported

This table lists the overall capability of External Memory Interface supported by D-Series FPGAs. For specific details, refer to the *External Memory Interface Spec Estimator*.

For specification status, see the *Data Sheet Status* table

Memory Standard	Controller Type	Maximum Frequency (MHz)
DDR4 SDRAM	Hard memory controller	1,600
DDR5 SDRAM	Hard memory controller	2,000
LPDDR4 SDRAM	Hard memory controller	2,133
LPDDR5 SDRAM	Hard memory controller	2,133
continued...		

Memory Standard	Controller Type	Maximum Frequency (MHz)
DDR4 SDRAM	HPS hard memory controller	1,600
DDR5 SDRAM	HPS hard memory controller	2,000
LPDDR4 SDRAM	HPS hard memory controller	2,133
LPDDR5 SDRAM	HPS hard memory controller	2,133
QDR-IV XP	Soft memory controller	1,066

Table 63. E-Series Device Group A FPGAs Memory Standards Supported

This table lists the overall capability of External Memory Interface supported by E-Series Device Group A. For specific details, refer to the *External Memory Interface Spec Estimator*.

For specification status, see the *Data Sheet Status* table

Memory Standard	Controller Type	Maximum Frequency (MHz)
DDR4 SDRAM	Hard memory controller	1,333
DDR5 SDRAM	Hard memory controller	1,800
LPDDR4 SDRAM	Hard memory controller	1,866
LPDDR5 SDRAM	Hard memory controller	1,866
DDR4 SDRAM	HPS hard memory controller	1,333
DDR5 SDRAM	HPS hard memory controller	1,800
LPDDR4 SDRAM	HPS hard memory controller	1,866
LPDDR5 SDRAM	HPS hard memory controller	1,866

Table 64. E-Series Device Group B FPGAs Memory Standards Supported

This table lists the overall capability of External Memory Interface supported by E-Series Device Group B. For specific details, refer to the *External Memory Interface Spec Estimator*.

For specification status, see the *Data Sheet Status* table.

Memory Standard	Controller Type	Maximum Frequency (MHz)
DDR4 SDRAM	Hard memory controller	1,200
LPDDR4 SDRAM	Hard memory controller	1,333
LPDDR5 SDRAM	Hard memory controller	1,200
DDR4 SDRAM	HPS hard memory controller	1,200
LPDDR4 SDRAM	HPS hard memory controller	1,333
LPDDR5 SDRAM	HPS hard memory controller	1,200

Memory Output Clock Jitter Specifications

The clock jitter specification applies to the memory output clock pins clocked by an I/O PLL, or generated using double data I/O circuits clocked by a PLL output routed on a PHY clock network as specified. Intel recommends using PHY clock networks for better jitter performance.

The memory clock output jitter is within the JEDEC* specifications when the phase jitter (integration bandwidth 10 kHz to 50 MHz) of the input clock is not more than 20 ps peak-to-peak, or 1.42 ps RMS at $1e^{-12}$ BER and 1.22 ps at $1e^{-16}$ BER.

MIPI D-PHY Performance

Table 65. D-Series FPGAs MIPI D-PHY Performance

For specification status, see the *Data Sheet Status* table

Parameter	Symbol	Condition	–1 Speed Grade			–2 Speed Grade			–3 Speed Grade			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
MIPI D-PHY transmitter or receiver	High-speed interface, Hs	Long reference ⁽¹⁾ ₁₉	150	—	2,500	150	—	2,500	150	—	2,500	Mbps
		Short reference and standard reference ⁽¹⁾ ₁₉	150	—	3,500	150	—	3,500	150	—	3,500	Mbps
	Low-power interface, Lp	—	—	—	20	—	—	20	—	—	20	MHz

Table 66. E-Series FPGAs MIPI D-PHY Performance

For specification status, see the *Data Sheet Status* table

Parameter	Device Group	Symbol	Condition	–1, –4 Speed Grade			–2, –5 Speed Grade			–3, –6 Speed Grade			Unit
				Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
MIPI D-PHY transmitter or receiver	A	High-speed interface, Hs	Long reference ⁽¹⁾ ₂₀	150	—	2,500	150	—	2,500	150	—	2,500	Mbps
			Short reference and	150	—	3,500	150	—	3,500	150	—	3,500	Mbps

continued...

⁽¹¹⁹⁾ The long reference/standard reference/short reference is reference to the insertion loss condition from MIPI Alliance D-PHY specifications.

⁽¹²⁰⁾ The long reference/standard reference/short reference is reference to the insertion loss condition from MIPI Alliance D-PHY specifications.

Parameter	Device Group	Symbol	Condition	–1, –4 Speed Grade			–2, –5 Speed Grade			–3, –6 Speed Grade			Unit
				Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
			standard reference (120)										
		Low-power interface, Lp	—	—	—	20	—	—	20	—	—	20	MHz
MIPI D-PHY transmitter or receiver	B	High-speed interface, Hs	Short reference, standard reference, or long reference (120)	150	—	2,500	150	—	2,500	150	—	2,500	Mbps
		Low-power interface, Lp	—	—	—	20	—	—	20	—	—	20	MHz

GTS Transceiver Performance Specifications

GTS Transceiver Performance

Table 67. Transmitter and Receiver Data Rate Performance

For specification status, see the *Data Sheet Status* table

Symbol/Description	Transceiver Speed	Unit
Supported data rate for E-Series Device Group B (NRZ)	1 – 17.16	Gbps
Supported data rate for E-Series Device Group A (NRZ)	1 – 28.1	Gbps
Supported data rate for D-Series (NRZ)	1 – 28.1	Gbps

GTS Transceiver Reference Clock Specifications

Table 68. GTS Transceiver and System PLL Reference Clock Input Specifications

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Typical	Max	Unit
F _{REF}	Reference clock operating frequency	—	100 ⁽¹²¹⁾	—	380	MHz
T _{REF-DUTY}	Duty cycle	—	45	50	55	%
T _{REF-RISE/FALL}	Rise and fall time (as percentage of period)	20% – 80%	—	—	0.15	T _{REF}
SSC	Spread-spectrum downspread	PCIe*	—	–5,000 to 0	—	ppm
T _{REF-SINGLEEND-SKEW}	Skew between REFCLKP and REFCLKN	—	—	—	50	ps
Z _{REF-DIFF-DC}	Reference clock differential input impedance – terminated mode	—	80	100	120	Ω
V _{min-ABS}	Absolute V _{min}	—	–0.15	—	—	V
V _{max-ABS}	Absolute V _{max}	—	—	—	0.85	V
V _{REFIN-DIFF-AC}	Input reference clock differential peak-to-peak voltage when AC-coupled on board	—	0.6	1.2	1.7	V
V _{REFIN-IL-DC}	Input reference clock input low voltage when DC-coupled on board	—	–0.15	0	0.15	V
V _{REFIN-IH-DC}	Input reference clock input high voltage when DC-coupled on board	—	0.66	0.7	0.85	V

continued...

⁽¹²¹⁾ This value is 100 MHz for down spread spectrum clocking (SSC). This value can also be 25 MHz for HDMI rate of less than 1 Gbps.

Symbol	Description	Condition	Min	Typical	Max	Unit
V _{REFIN-CM-AC}	Input reference clock common-mode voltage when AC-coupled on board	—	Set on chip			V
V _{REFIN-CM-DC}	Input reference clock common-mode voltage when DC-coupled on board	—	0.255	0.35	0.5	V
PN _{REF}	Transmitter REFCLK phase noise (156.25 MHz) ⁽¹²²⁾ (121)	10 kHz	—	—	–130	dBc/Hz
		100 kHz	—	—	–138	dBc/Hz
		500 kHz	—	—	–138	dBc/Hz
		3 MHz	—	—	–140	dBc/Hz
		10 MHz	—	—	–144	dBc/Hz
		20 MHz	—	—	–146	dBc/Hz
		1 GHz	—	—	–146	dBc/Hz
V _{REFIN-RJ-RMS}	RMS jitter integrated from 10 kHz – 20 MHz including spurs	—	—	—	522	fs
V _{REFIN-PPM-ERROR}	Reference clock frequency error	—	–350 + SSC	—	+350 + SSC	ppm
R _{COMP}	External resistor for calibration	—	—	499 ± 0.1%	—	Ω

Table 69. System PLL Reference Clock (Using HVIO) Specifications

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Typical	Max	Unit
F _{REF}	Clock input frequency	Powered by V _{CCIO_HVIO}	25		125	MHz
T _{REF-DUTY}	Clock input duty cycle		45	50	55	%

⁽¹²²⁾ To calculate the REFCLK phase noise requirement at frequencies other than 156.25 MHz, use the following formula: REFCLK phase noise at f (MHz) = REFCLK phase noise at 156.25 MHz + 20 × log(f/156.25 MHz).

Table 70. GTS Transceiver Reference Clock Output Driver Specifications

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Typical	Max	Unit
F _{REF_OUT}	Reference clock operating frequency	—	25	—	380	MHz
T _{REF-DUTY_OUT}	Duty cycle	—	45	50	55	%
T _{REF-RISE_OUT/FALL_OUT}	Rise and fall time (as percentage of period)	20% – 80%	—	—	0.15	T _{REF}
T _{REF-SINGLEEND-SKEW}	Skew between REFCLKP and REFCLKN	—	—	—	50	ps
Z _{REF-DIFF-DC_OUT}	Reference clock differential output impedance – terminated mode	—	80	100	120	Ω
V _{REF-DIFF-AC_OUT}	Output reference clock differential peak to peak voltage when AC-coupled on board	—	0.9	1	1.1	V
V _{REF-CM-OUT}	Output reference clock common-mode	—	0.45	0.5	0.55	V

Transmitter Specifications

Table 71. Transmitter Electrical Specifications

For specification status, see the *Data Sheet Status* table

Parameter	Symbol	Description	Condition	Min	Typical	Max	Unit
On-chip termination	—	Transmitter differential on-chip termination resistors	—	80	90	120	Ω
Transmitter output eye specifications	V _{TX-DIFF-PKPK}	Back-porch transmit amplitude	—	300	—	1,050	mV
	V _{TX-DEEMP_STEP}	Transmitter tap resolution	—	—	—	2	%

continued...

Parameter	Symbol	Description	Condition	Min	Typical	Max	Unit
	D _{TX-PRE_TAP_2}	Pre-cursor tap 2 de-emphasis	—	0	—	2.5	dB
	D _{TX-PRE_TAP_1}	Pre-cursor tap 1 de-emphasis	—	0	—	4.5	dB
	D _{TX-POST_TAP_1}	Post-cursor tap 1 de-emphasis	—	0	—	6.5	dB
	T _{TX-SLEW}	Rise/fall time at 20%–80%	—	10	—	20	ps
	T _{TX-DJ}	Transmitter deterministic jitter at 25 Gbps	—	—	—	0.15	UI _{pkpk}
	T _{TX-RJ}	Transmitter total peak-peak random jitter ⁽¹²³⁾	At BER of 10 ⁻¹²	—	—	0.15	UI _{pkpk}
	T _{TX-TJ}	Transmitter total peak-peak jitter (T _{TX-TJ} = T _{TX-DDJ} + T _{TX-PJ} + T _{TX-RJ}) ⁽¹²³⁾ ⁽¹²⁴⁾	At BER of 10 ⁻¹²	—	—	0.28	UI _{pkpk}
Transmitter DC impedance	Z _{TX-DIFF-DC}	Transmitter output differential DC impedance with OCT 90 Ω mode while configured ⁽¹²⁵⁾	—	80	90	120	Ω
	Z _{TX-CM-DC}	Transmitter output common-mode DC impedance	—	20	22.5	30	Ω

continued...

⁽¹²³⁾ Assume a 1st order high-pass jitter measurement filter with a cutoff of $F_{\text{BAUD}}/F_{\text{GPLL}} = N_{\text{GPLL}}$, where N_{GPLL} is the ratio of the 3 dB cutoff frequency to the data rate, with typical value of 1,667.

⁽¹²⁴⁾ The maximum TJ value is slightly less than the sum of DDJ + PJ + RJ to take into consideration of the worst case probability, where both deterministic and random jitter component might present at the same time.

⁽¹²⁵⁾ TX pins are driven to 0 V before configuration.

Parameter	Symbol	Description	Condition	Min	Typical	Max	Unit
Transmitter return loss	Z _{RL-DIFF-DC}	Transmitter differential DC return loss	—	—	—	–12	dB
	Z _{RL-DIFF-NYQ}	Transmitter differential return loss at Nyquist frequency (F _{BAUD} /2)	—	—	—	–6	dB
	Z _{RL-CMN}	Transmitter common-mode return loss below 10 GHz	—	—	—	–6	dB
Electrical idle	V _{TX-IDLE}	Electrical idle output voltage	PCIe/ SATA/SAS/USB	—	—	20	mV
	V _{CM-DELTA-SQUELCH}	Maximum common-mode step entering/exiting squelch mode		—	—	100	mV
	T _{TX-IDLE-LATENCY}	Latency entering/exiting electrical idle		—	—	8	µs
Receiver detect	V _{TX-RCV-DETECT}	Receiver detect voltage change allowed during receiver detection	PCIe/ SATA/SAS/USB	—	—	600	mV
Lane-to-lane output skew	—	Lane-to-lane output skew	4 < Lane count ≤ 8	—	—	2 UI + 250 ps	ps
			Lane count ≤ 4	—	—	2 UI + 166 ps	ps

Receiver Specifications

Table 72. Receiver Electrical Specifications

For specification status, see the *Data Sheet Status* table

Parameter	Symbol	Description	Condition	Min	Typical	Max	Unit
On-chip termination	—	Receiver differential on-chip termination resistors	—	65	85	102	Ω
				80	100	120	Ω
Receiver input eye specifications	$V_{RX-DIFF-PKPK}$	Receiver input differential peak-to-peak voltage ⁽¹²⁶⁾	—	—	—	1,200	mV
	V_{RX-MAX}	Receiver input maximum voltage ⁽¹²⁷⁾	—	—	—	1	V
	V_{RX-MIN}	Receiver input minimum voltage ⁽¹²⁷⁾	—	−0.3	—	—	V
	$V_{RX-CM-DC}$	Receiver input DC common-mode voltage ⁽¹²⁸⁾	When squelch detector is not enabled	0	—	700	mV
			When squelch detector is enabled	200	—	300	mV
	T_{RX-RJ}	Receiver input random jitter	At BER of 10^{-12}	—	—	0.15	UI _{pkpk}

continued...

⁽¹²⁶⁾ This is supported when the receiver is powered and configured, powered and unconfigured, or unpowered.

⁽¹²⁷⁾ V_{RX_MAX} and V_{RX_MIN} are before and after configuration.

⁽¹²⁸⁾ The specified common-mode range is supported when the receiver is powered and configured, powered and unconfigured, or unpowered. This specification is also supported before mode configuration. If squelch detect is used, receiver DC input common-mode voltage should be within 200 mV to 300 mV. Otherwise, use AC coupling capacitors on board.

Parameter	Symbol	Description	Condition	Min	Typical	Max	Unit
	T_{RX-PJ}	Receiver input periodic jitter (at high frequency) ⁽¹²⁹⁾	—	—	—	0.05	UI _{pkpk}
Insertion loss specification	$I_{INS-LOSS-28Gb/s_BER10-15}$	Insertion loss at Nyquist frequency ($F_{BAUD}/2$) ⁽¹³⁰⁾	At BER of 10^{-15}	—	—	–27	dB
	$I_{INS-LOSS-28Gb/s_BER10-12}$		At BER of 10^{-12}	—	—	–30	dB
	$I_{INS-LOSS-17Gb/s_BER10-12}$	Insertion loss at Nyquist frequency ($F_{BAUD}/2$) ⁽¹³⁰⁾	At BER of 10^{-12}	—	—	–30	dB
Receiver return loss	$Z_{RL-DIFF-DC}$	Receiver differential DC return loss	—	—	—	–12	dB
	$Z_{RL-DIFF-NYQ}$	Receiver differential return loss at Nyquist frequency ($F_{BAUD}/2$)	—	—	—	–6	dB
	Z_{RL-CM}	Receiver common-mode return loss below 10 GHz	—	—	—	–6	dB
Receiver DC impedance	$R_{DIFF-DC}$	Receiver differential DC impedance	85 Ω on-chip termination	65	85	102	Ω
			100 Ω on-chip termination	80	100	120	Ω
	R_{CM-DC}	Receiver common-mode DC impedance	—	20	25	30	Ω
Receiver signal detection ⁽¹³¹⁾	$V_{IDLE-THRESH}$	Receiver signal detect input voltage threshold	—	75	120	175	mV

(129) High frequency is defined as frequencies beyond the CDR loop bandwidth (typically $F_{BAUD}/1,667$).

(130) COM compliant package and channel.

Electrical Compliance

Table 73. Electrical Compliance List

For specification status, see the *Data Sheet Status* table

Specification/Clause	Protocol	Lane Rate (Gbps)	
		E-Series Device Group B	E-Series Device Group A, D-Series
XFP MSA	XFI	10.3125	10.3125
IEEE 802.3ba-2010	XLPP1	10.3125	10.3125
Serial-GMII Specification V1.7	1GE SGMII	1.25	1.25
IEEE 802.3ba	XLAUI	10.3125	10.3125
IEEE 802.3ba	CAUI-10	10.3125	10.3125
IEEE 802.3cd 109A/109B	25GAUI-C2C/C2M	—	1x25.78125
IEEE 802.3ap 2007	10GBASE-KR	10.3125	10.3125
IEEE 802.3by 111/110	25GBASE-KR/CR	—	25.78125
IEEE 803.3ap-2007 IEEE 802.3an-2006	1000BASE-KX/CX	1.25	1.25
CEI 4.0	CEI-11G SR/MR/LR	9.95 – 11.2	9.95 – 11.2
	CEI-6G SR/LR	4.976 – 6.375	4.976 – 6.375
G.709 G.sup56 G.sup43 G.sup58	OTU1	—	1.327451, 2.666
	OTU2	—	10.709, 11.049, 11.270
	OTU2e	—	11.095
	OTU2f	—	11.317, 11.846, 12.639
	OTU4 OTL4.4	—	4x27.952493
	OTU4 OTLC.4	—	4x28.076177
continued...			

⁽¹³¹⁾ Receiver signal detection values in this table are applicable to PCIe and similar standards, such as SATA, where a clock pattern like PCIe EIEOS 500 MHz clock pattern is used.

Specification/Clause	Protocol	Lane Rate (Gbps)	
		E-Series Device Group B	E-Series Device Group A, D-Series
PCIe BASE 4.0 PIPE 4.4.1	PCIe 3.0 , PCIe 4.0	8, 16 ⁽¹³²⁾	8, 16
SMPTE 259M	SDI SD	0.27	0.27
SMPTE 292M	SDI HD	1.485/1.483	1.485/1.483
SMPTE ST 424	SDI 3G	2.97/2.967	2.97/2.967
SMPTE ST 2081	SDI 6G	5.94/5.934	5.94/5.934
SMPTE ST 2082	SDI 12G	11.88/11.868	11.88/11.868
CPRI V7.0	CPRI	1.2288	1.2288
		2.4576	2.4576
		3.072	3.072
		4.9152	4.9152
		6.144	6.144
		8.1101	8.1101
		9.8304	9.8304
		10.1376	10.1376
		—	24.33024
JESD204B	JESD204B	up to 17.16	up to 19.66
JESD204C	JESD204C	up to 17.16	up to 28.1
DP 2.0	DisplayPort 1.4	1.62	1.62
		2.7	2.7
		5.4	5.4
		8.1	8.1
continued...			

(132) PCIe 4.0 is supported for -4S ($V_{CC} = 0.8$ V) devices only.



Specification/Clause	Protocol	Lane Rate (Gbps)	
		E-Series Device Group B	E-Series Device Group A, D-Series
	DisplayPort 2.0	10	10
		13.5	13.5
		—	20
FC-PI-2	Fiber Channel	1.0625	1.0625
FC-PI-5		2.125	2.125
		4.25	4.25
		8.5	8.5
10GFC		10.518	10.518
FC-PI-5		14.025	14.025
FC-PI-6		—	28.05
		—	4x28.05
Serial ATA revision 3.5a T10/BSR INCITS 519	Sata Gen 3	1.5 – 6	1.5 – 6
	SAS	1.5 – 12.0	1.5 – 22.5
G.984	GPON/EPON	—	1.244, 1.250, 2.488, 9.952, 10.313, 25
CEI-6G-SR	Interlaken	6.25	6.25
CEI-11G-SR		10.3125	10.3125
CEI-11G-SR+		12.5	12.5
OIF-28G MR (OIF-CEI3.0)		—	25.78125
HDMI 1.4	HDMI	3.4	3.4
HDMI 2.0		6	6
HDMI 2.1		up to 12	up to 12
SLVS-EC Specification Version 1.0	SLVS-EC RX	2.376	2.376
SLVS-EC Specification Version 2.0		5	5
SFF-8402	SFP+	9.95 – 11.2	9.95 – 11.2
continued...			

continued...

Specification/Clause	Protocol	Lane Rate (Gbps)	
		E-Series Device Group B	E-Series Device Group A, D-Series
SFF-8431 4.1			
SFF-8431 Rev 4.1			
SFF-8418			
USB 3.1, USB 3.2	USB 3.1 Gen 1	5	5
	USB 3.2 Gen 2 ⁽¹³³⁾	—	10 ⁽¹³³⁾
RapidIO™ Interconnect Specification	SRIO	2 – 16	2 – 16

HPS Performance Specifications

This section provides hard processor system (HPS) specifications and timing.

HPS Clock Performance

Table 74. D-Series SoC Maximum HPS Clock Frequencies

For specification status, see the *Data Sheet Status* table

Performance	V _{CCL_HPS} (V) ⁽¹³⁴⁾	Cortex-A55 Core Frequency (MHz)	Cortex-A76 Core Frequency (MHz)	DSU (DynamIQ Shared Unit) Frequency (MHz)	L3 Frequency (MHz) (l3_main_free_clk)	DDR4/LPDDR4/DDR5/LPDDR5 Clock (MHz)
–1 speed grade	SmartVID	1,500	1,800	1,200	400	Refer to the <i>Memory Standards Supported</i> table.
–2 speed grade	SmartVID	1,333	1,600	1,066	400	
–3 speed grade	SmartVID	1,250	1,400	933	400	

⁽¹³³⁾ Gen 2 is supported using transceiver PMA only, with soft PIPE PCS and USB 3.1 controller in core fabric.

⁽¹³⁴⁾ V_{CCL_HPS} refers to V_{CCL_HPS_CORE0_CORE1} for HPS Cortex-A55 core 0 and core 1 power rail, V_{CCL_HPS_CORE2} for HPS Cortex-A76 core 2 power rail, and V_{CCL_HPS_CORE3} for HPS Cortex-A76 core 3 power rail.

Table 75. E-Series SoC Maximum HPS Clock Frequencies

For specification status, see the *Data Sheet Status* table

Performance	V _{CCL_HPS} (V) ⁽¹³⁵⁾	Cortex-A55 Core Frequency (MHz)	Cortex-A76 Core Frequency (MHz)	DSU (DynamIQ Shared Unit) Frequency (MHz)	L3 Frequency (MHz) (l3_main_free_clk)	DDR4/LPDDR4/DDR5/LPDDR5 Clock (MHz)
–1 speed grade	SmartVID	1,500	1,800	1,200	400	Refer to the <i>Memory Standards Supported</i> table.
–2 speed grade	SmartVID	1,333	1,600	1,066	400	
–3 speed grade	SmartVID	1,250	1,400	933	400	
–4 speed grade	Fixed: 0.8	1,250	1,400	933	400	
–5 speed grade	Fixed: 0.78	800	800	533	400	
–6 speed grade	Fixed: 0.75	800	800	533	400	

Related Information

- [HPS Power Supply Operating Conditions](#) on page 31
- [Memory Standards Supported](#) on page 82

HPS Internal Oscillator Frequency
Table 76. HPS Internal Oscillator Frequency

For specification status, see the *Data Sheet Status* table

Description	Min	Typ	Max	Unit
Internal oscillator frequency	150	300	400	MHz

⁽¹³⁵⁾ V_{CCL_HPS} refers to V_{CCL_HPS_CORE0_CORE1} for HPS Cortex-A55 core 0 and core 1 power rail, V_{CCL_HPS_CORE2} for HPS Cortex-A76 core 2 power rail, and V_{CCL_HPS_CORE3} for HPS Cortex-A76 core 3 power rail.

HPS PLL Specifications

Table 77. HPS PLL Input Requirements

The main HPS PLL receives its clock signals from the HPS_OSC_CLK pin. Refer to the *Pin Connection Guidelines* of this device for information about assigning this pin.

For specification status, see the *Data Sheet Status* table

Description	Min	Typ	Max	Unit
Clock input range	25	—	125	MHz
Clock input accuracy	—	—	50	ppm
Clock input duty cycle	45	50	55	%

Table 78. HPS PLL Performance

For specification status, see the *Data Sheet Status* table

Description	Min	Max	Unit
Main PLL VCO output	—	4,000	MHz
Peripheral PLL VCO output	—	4,000	MHz
h2f_user0_clk ⁽¹³⁶⁾	—	500	MHz
h2f_user1_clk ⁽¹³⁶⁾	—	500	MHz

HPS Cold Reset

Table 79. HPS Cold Reset

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Max	Unit
t _{RST0}	Minimum time for HPS_COLD_nRESET asserted ⁽¹³⁷⁾	3	—	ms

⁽¹³⁶⁾ The HPS PLL provides this clock to the FPGA fabric.

⁽¹³⁷⁾ HPS_COLD_nRESET may be ignored if HPS is not running or if the device is being configured.

HPS SPI Timing Characteristics

Table 80. SPI Master Timing Requirements

You can adjust the input delay timing by programming the `rx_sample_dly` register.

For specification status, see the *Data Sheet Status* table


Symbol	Description	Min	Typ	Max	Unit
$T_{spi_ref_clk}$	The period of the SPI internal reference clock, sourced from <code>l4_main_clk</code>	2.5	—	—	ns
T_{clk}	SPIM_CLK clock period	16.67	—	—	ns
T_{duty_cycle}	SPIM_CLK duty cycle	45	50	55	%
T_{ck_jitter}	SPIM_CLK output jitter	—	—	2	%
T_{dio}	Master-out slave-in (MOSI) output skew	—3	—	2	ns
$T_{dssfrst}^{(138)}$	SPI_SS_N asserted to first SPIM_CLK edge	$(1.5 \times T_{clk}) - 2$	—	—	ns
$T_{dsslst}^{(138)}$	Last SPIM_CLK edge to SPI_SS_N deasserted	$T_{clk} - 2$	—	—	ns
$T_{su}^{(139)}$	SPIM_MISO setup time with respect to SPIM_CLK capture edge	$5.0 - (rx_sample_dly \times T_{spi_ref_clk})^{(140)}$	—	—	ns
$T_h^{(139)}$	Input hold in respect to SPIM_CLK capture edge	$1.3 + (rx_sample_dly \times T_{spi_ref_clk})^{(140)}$	—	—	ns

⁽¹³⁸⁾ SPI_SS_N behavior differs depending on Motorola SPI protocols, Texas Instruments Synchronous Serial Protocols, or National Semiconductor Microwire operational mode.

⁽¹³⁹⁾ The capture edge differs depending on the operational mode. For Motorola SPI, the capture edge can be the rising or falling edge depending on the `scpol` register bit; for Texas Instruments Synchronous Serial Protocols, the capture edge is the falling edge; for National Semiconductor Microwire, the capture edge is the rising edge.


⁽¹⁴⁰⁾ Valid values of `rx_sample_dly` range from 1 to 64 (units are in $T_{spi_ref_clk}$ steps).

Figure 4. SPI Master Output Timing Diagram



*Serial clock phase configuration bit, in the SPI controller's CTRLR0 register

Figure 5. SPI Master Input Timing Diagram




*Serial clock phase configuration bit, in the SPI controller's CTRLR0 register

Table 81. SPI Slave Timing Requirements

For specification status, see the *Data Sheet Status* table


Symbol	Description	Min	Typ	Max	Unit
$T_{spi_ref_clk}$	The period of the SPI internal reference clock, sourced from <code>l4_main_clk</code>	2.5	—	—	ns
T_{clk}	SPIM_CLK clock period	30	—	—	ns
T_{duty_cycle}	SPIM_CLK duty cycle	45	50	55	%
T_d	Master-in slave-out (MISO) output skew	$(2 \times T_{spi_ref_clk}) + 3$	—	$(3 \times T_{spi_ref_clk}) + 11$	ns
T_{su}	Master-out slave-in (MOSI) setup time	4	—	—	ns
T_h	Master-out slave-in (MOSI) hold time	9	—	—	ns
T_{suss}	SPI_SS_N asserted to first SPIM_CLK edge	$T_{spi_ref_clk} + 4.2$	—	—	ns
T_{hss}	Last SPIM_CLK edge to SPI_SS_N deasserted	$T_{spi_ref_clk} + 4.2$	—	—	ns

Figure 6. SPI Slave Output Timing Diagram



*Serial clock phase configuration bit, in the SPI controller's CTRLR0 register

Figure 7. SPI Slave Input Timing Diagram



*Serial clock phase configuration bit, in the SPI controller's CTRLR0 register

HPS SD/eMMC Timing Characteristics

Table 82. HPS Secure Digital (SD)/Embedded MultiMediaCard (eMMC) Timing Requirements

Supports SD devices up to V6.1. Supports SDIO devices up to V4.1. Supports SD/eMMC devices up to V5.1.

These timings apply to SD, MMC, and eMMC cards operating at 1.8 V.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T _{sdmmc_cclk}	SD SDMMC_CCLK clock period (Identification mode, 400 kHz)	2,500	—	—	ns
	SD SDMMC_CCLK clock period (SDR12, 25 MHz)	40	—	—	ns
	SD SDMMC_CCLK clock period (SDR25, 50 MHz)	20	—	—	ns
	SD SDMMC_CCLK clock period (SDR50, 100 MHz)	10	—	—	ns
	SD SDMMC_CCLK clock period (SDR104, <200 MHz)	5	—	—	ns
	SD SDMMC_CCLK clock period (DDR50, 50 MHz)	20	—	—	ns
	eMMC SDMMC_CCLK clock period (Legacy, 25 MHz)	40	—	—	ns
	eMMC SDMMC_CCLK clock period (HS50 SDR, 50 MHz)	20	—	—	ns
	eMMC SDMMC_CCLK clock period (HS100 DDR, 100 MHz)	10	—	—	ns
	eMMC SDMMC_CCLK clock period (HS200 SDR, 200 MHz)	5	—	—	ns

continued...

Symbol	Description	Min	Typ	Max	Unit
	eMMC SDMMC_CCLK clock period (HS400 DDR, 200 MHz)	5	—	—	ns
T _{dutycycle}	SDMMC_CCLK duty cycle	45	50	55	%
T _{sdmmc_clk_jitter}	SDMMC_CCLK output jitter	—	—	2	%
T _{sdmmc_clk}	Internal reference clock before division by 4 (200 MHz)	5	—	—	ns

None of the HPS I/Os supports 3 V mode, while SD/MMC cards must operate at 3 V at power on. eMMC devices can operate at 1.8 V at power on.

Note: SD cards power up at 3 V. To support SD, your design must include a level shifter between the SD card and the HPS SD/MMC interface.

Table 83. SD Input Timing (SDR104, SDR50, SD25, SDR12)

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T _{is}	SDMMC_CMD/SDMMC_DATA[7:0] input setup (SDR104)	1.4	—	—	ns
	SDMMC_CMD/SDMMC_DATA[7:0] input setup (SDR50)	3	—	—	ns
	SDMMC_CMD/SDMMC_DATA[7:0] input setup (SDR25)	6	—	—	ns
	SDMMC_CMD/SDMMC_DATA[7:0] input setup (SDR12)	5	—	—	ns
T _{ih}	SDMMC_CMD/SDMMC_DATA[7:0] input hold (SDR104)	0.8	—	—	ns

continued...

Symbol	Description	Min	Typ	Max	Unit
	SDMMC_CMD/ SDMMC_DATA[7:0] input hold (SDR50)	0.8	—	—	ns
	SDMMC_CMD/ SDMMC_DATA[7:0] input hold (SDR25)	2	—	—	ns
	SDMMC_CMD/ SDMMC_DATA[7:0] input hold (SDR12)	5	—	—	ns

Figure 8. SD Input (SDR104, SDR50, SDR25, SDR12) Timing Diagram




Table 84. SD Output Timing (SDR50, SDR25, SDR12)

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T_{odly}	SDMMC_CMD/ SDMMC_DATA[7:0] output delay (SDR50)	—	—	7.5	ns
	SDMMC_CMD/ SDMMC_DATA[7:0] output delay (SDR25, SDR12)	—	—	14	ns
T_{ohld}	SDMMC_CMD/ SDMMC_DATA[7:0] output hold	1.5	—	—	ns

Figure 9. SD Output (SDR50, SDR25, SDR12) Timing Diagram




Table 85. SD Output Timing (SDR104)

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T_{op}	SDMMC_CMD/ SDMMC_DATA[7:0] output phase	0	—	10	ns
ΔT_{op}	SDMMC_CMD/ SDMMC_DATA[7:0] output delay variation due to temperature change after tuning	-350	—	1,550	ps
T_{odw}	SDMMC_CMD/ SDMMC_DATA[7:0] output hold	3	—	—	ns

Figure 10. SD Output (SDR104) Timing Diagram




Table 86. SD Timing (DDR50)

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T _{isu}	SDMMC_CMD input setup	6	—	—	ns
T _{ih}	SDMMC_CMD input hold	0.8	—	—	ns
T _{odly}	SDMMC_CMD output delay	—	—	13.7	ns
T _{oh}	SDMMC_CMD output hold	1.5	—	—	ns
T _{isu2x}	SDMMC_DATA[7:0] input setup	3	—	—	ns
T _{ih2x}	SDMMC_DATA[7:0] input hold	0.8	—	—	ns
T _{odly2x}	SDMMC_DATA[7:0] output delay	—	—	7	ns
T _{odly2x}	SDMMC_DATA[7:0] output hold	1.5	—	—	ns

Figure 11. SD (DDR50) Timing Diagram




Table 87. eMMC Timing (Legacy, HS50 SDR)

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T_{isu}	EMMC_CMD_DATA input setup (Legacy)	3	—	—	ns
	EMMC_CMD_DATA input setup (HS50 SDR)	3	—	—	ns
T_{ih}	EMMC_CMD_DATA_input hold (Legacy)	3	—	—	ns
	EMMC_CMD_DATA_input hold (HS50 SDR)	3	—	—	ns
T_{odly}	EMMC_CMD_DATA output delay (Legacy)	—	—	13.7	ns

continued...

Figure 12. eMMC (Legacy, HS50 SDR) Timing Diagram




Table 88. eMMC Timing (HS100 DDR)

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T_{isu_ddr}	EMMC_CMD_DATA input setup	2.5	—	—	ns
T_{ih_ddr}	EMMC_CMD_DATA input hold	2.5	—	—	ns
T_{odly_ddr}	EMMC_CMD_DATA output delay (max=delay, min=hold)	1.5	—	7	ns

Figure 13. eMMC (HS100 DDR) Timing Diagram




Table 89. eMMC Timing (HS200 SDR)

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T_{isu}	EMMC_CMD_DATA input setup	1.4	—	—	ns
T_{ih}	EMMC_CMD_DATA input hold	0.8	—	—	ns
T_{ph}	SDMMC_CMD/ SDMMC_DATA[7:0] output phase	0	—	10	ns
ΔT_{ph}	SDMMC_CMD/ SDMMC_DATA[7:0] output delay variation due to temperature change after tuning	–350	—	1,550	ps
T_{vw}	SDMMC_CMD/ SDMMC_DATA[7:0] output hold	3	—	—	ns


Figure 14. eMMC Input (HS200 SDR) Timing Diagram


Figure 15. eMMC Output (HS200 SDR) Timing Diagram




Table 90. eMMC Timing (HS400 DDR)

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T_{isu_ddr}	EMMC_CMD_DATA input setup	0.4	—	—	ns
T_{ih_ddr}	EMMC_CMD_DATA input hold	0.4	—	—	ns
T_{rq}	SDMMC_CMD/ SDMMC_DATA[7:0] output phase	0	—	10	ns
ΔT_{rq}	SDMMC_CMD/ SDMMC_DATA[7:0] output delay variation due to temperature change after tuning	-350	—	200	ps
T_{rqh}	SDMMC_CMD/ SDMMC_DATA[7:0] output hold	2	—	—	ns

Figure 16. eMMC Input (HS400 DDR) Timing Diagram





Figure 17. eMMC Output (HS400 DDR) Timing Diagram




HPS USB 2.0 Timing Characteristics

Table 91. HPS USB 2.0 Transceiver Macrocell Interface Plus (UTMI+) Low Pin Interface (ULPI) Timing Requirements

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T_{usb_clk}	USB_CLK clock period (60 MHz)	—	16.667	—	ns
T_d	Clock to USB_STP/ USB_DATA[7:0] output delay	2	—	7	ns
T_{su}	Setup time for USB_DIR/ USB_NXT/USB_DATA[7:0]	4	—	—	ns
T_h	Hold time for USB_DIR/ USB_NXT/USB_DATA[7:0]	4	—	—	ns

Figure 18. USB ULPI Timing Diagram



Note: The USB interface supports single data rate (SDR) timing only.


HPS USB 3.1 Timing Characteristics

Table 92. HPS USB 3.1 Transceiver Macrocell Interface Plus (UTMI+) Low Pin Interface (ULPI) Timing Requirements

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T_{usb_clk}	USB_CLK clock period (60 MHz)	—	16.667	—	ns
T_d	Clock to USB_STP/ USB_DATA[7:0] output delay	2	—	7	ns
T_{su}	Setup time for USB_DIR/ USB_NXT/USB_DATA[7:0]	4	—	—	ns
T_h	Hold time for USB_DIR/ USB_NXT/USB_DATA[7:0]	4	—	—	ns

Figure 19. USB ULPI Timing Diagram



Note: The USB interface supports single data rate (SDR) timing only.


HPS Ethernet Media Access Controller (EMAC) Timing Characteristics

Table 93. Reduced Gigabit Media Independent Interface (RGMII) TX Timing Requirements

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T _{clk} (1000Base-T)	TX_CLK clock period	—	8	—	ns
T _{clk} (100Base-T)	TX_CLK clock period	—	40	—	ns
T _{clk} (10Base-T)	TX_CLK clock period	—	400	—	ns
T _{dutycycle} (1000Base-T)	TX_CLK duty cycle	45	50	55	%
T _{dutycycle} (10/100Base-T)	TX_CLK duty cycle	40	50	60	%
T _d ⁽¹⁴¹⁾ ⁽¹⁴²⁾	TXD/TX_CTL to TX_CLK output skew	–0.5	—	0.5	ns

Figure 20. RGMII TX Timing Diagram




⁽¹⁴¹⁾ Rise and fall times depend on the I/O standard, drive strength, and loading. Intel recommends simulating your configuration.

⁽¹⁴²⁾ If you connect a PHY that does not implement clock-to-data skew, you can delay TX_CLK by 1.5–2.0 ns with the HPS I/O programmable delay, to meet the PHY's 1 ns data-to-clock skew requirement.

Table 94. RGMII RX Timing Requirements

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T_{clk} (1000Base-T)	RX_CLK clock period	—	8	—	ns
T_{clk} (100Base-T)	RX_CLK clock period	—	40	—	ns
T_{clk} (10Base-T)	RX_CLK clock period	—	400	—	ns
$T_{duty\ cycle}$ (1000Base-T)	RX_CLK duty cycle	45	50	55	%
$T_{duty\ cycle}$ (10/100Base-T)	RX_CLK duty cycle	40	50	60	%
T_{su}	RX_D/RX_CTL to RX_CLK setup time	1	—	—	ns
$T_h^{(143)}$	RX_CLK to RX_D/RX_CTL hold time	1	—	—	ns

Figure 21. RGMII RX Timing Diagram



⁽¹⁴³⁾ If you connect a PHY that does not implement clock-to-data skew, you can meet the HPS EMAC's 1 ns setup time by delaying RX_CLK by 1.5–2 ns, using the HPS I/O programmable delay.

Table 95. Management Data Input/Output (MDIO) Timing Requirements

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T_{clk}	MDC clock period	400	—	—	ns
T_d	MDC to MDIO output data delay	10	—	300	ns
T_{su}	Setup time for MDIO data	10	—	—	ns
T_h	Hold time for MDIO data	0	—	—	ns

Figure 22. MDIO Timing Diagram



SGMII Timing Requirements

SGMII operating mode is supported through FPGA fabric using SGMII PCS soft IP and LVDS SERDES IP. Refer to the *LVDS SERDES Specifications* section for timing specifications.

SGMII+ operating mode is supported through FPGA fabric using SGMII+ PCS soft IP and serial transceiver interface. Refer to the *Transceiver Performance Specifications* section for timing specifications.

Related Information

- [LVDS SERDES Specifications](#) on page 72
- [GTS Transceiver Performance Specifications](#) on page 86

HPS I²C Timing Characteristics

Table 96. HPS I²C Timing Requirements

For specification status, see the *Data Sheet Status* table

Symbol	Description	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
T _{clk}	Serial clock (SCL) clock period	10	—	2.5	—	μs
T _{clk_jitter}	I ² C clock output jitter	—	2	—	2	%
T _{HIGH} ⁽¹⁴⁴⁾	SCL high period	4 ⁽¹⁴⁵⁾	—	0.6 ⁽¹⁴⁶⁾	—	μs
T _{LOW} ⁽¹⁴⁷⁾	SCL low period	4.7 ⁽¹⁴⁸⁾	—	1.3 ⁽¹⁴⁹⁾	—	μs
T _{SU_DAT}	Setup time for serial data line (SDA) data to SCL	0.25	—	0.1	—	μs
T _{HD_DAT} ⁽¹⁵⁰⁾	Hold time for SCL to SDA data	0	3.15	0	0.6	μs
continued...						

⁽¹⁴⁴⁾ You can adjust T_{HIGH} using the ic_ss_scl_hcnt or ic_fs_scl_hcnt register.

⁽¹⁴⁵⁾ The recommended minimum setting for ic_ss_scl_hcnt is 428. Refer to the SCL_High_time equation in the *Hard Processor System Technical Reference Manual*.

⁽¹⁴⁶⁾ The recommended minimum setting for ic_fs_scl_hcnt is 75. Refer to the SCL_High_time equation in the *Hard Processor System Technical Reference Manual*.

⁽¹⁴⁷⁾ You can adjust T_{LOW} using the ic_ss_scl_lcnt or ic_fs_scl_lcnt register.

⁽¹⁴⁸⁾ The recommended minimum setting for ic_ss_scl_lcnt is 464. Refer to the SCL_Low_time equation in the *Hard Processor System Technical Reference Manual*.

⁽¹⁴⁹⁾ The recommended minimum setting for ic_fs_scl_lcnt is 163. Refer to the SCL_Low_time equation in the *Hard Processor System Technical Reference Manual*.

⁽¹⁵⁰⁾ T_{HD_DAT} is affected by the rise and fall time.

Symbol	Description	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
T_{VD_DAT} and T_{VD_ACK} ⁽¹⁵¹⁾	SCL to SDA output data delay	—	3.45 ⁽¹⁵²⁾	—	0.9 ⁽¹⁵³⁾	µs
T_{SU_STA}	Setup time for a repeated start condition	4.7	—	0.6	—	µs
T_{HD_STA}	Hold time for a repeated start condition	4	—	0.6	—	µs
T_{SU_STO}	Setup time for a stop condition	4	—	0.6	—	µs
T_{BUF}	SDA high pulse duration between STOP and START	4.7	—	1.3	—	µs
T_{scl_r} ⁽¹⁵⁴⁾	SCL rise time	—	1,000	20	300	ns
T_{scl_f} ⁽¹⁵⁴⁾	SCL fall time	—	300	6.54	300	ns
T_{sda_r} ⁽¹⁵⁴⁾	SDA rise time	—	1,000	20	300	ns
T_{sda_f} ⁽¹⁵⁴⁾	SDA fall time	—	300	6.54	300	ns

⁽¹⁵¹⁾ T_{VD_DAT} and T_{VD_ACK} are affected by the rise and fall time, as well as the SDA hold time (set by adjusting the `ic_sda_hold` register).


⁽¹⁵²⁾ Use maximum `SDA_HOLD` = 240 to be within the specification.

⁽¹⁵³⁾ Use maximum `SDA_HOLD` = 60 to be within the specification.

⁽¹⁵⁴⁾ Rise and fall time parameters vary depending on external factors such as the characteristics of the I/O driver, pull-up resistor value, and total capacitance on the transmission line.



Figure 23. I²C Timing Diagram



HPS I³C Timing Characteristics

Table 97. HPS I³C Timing Requirements When Communicating With I²C Legacy Devices

For specification status, see the *Data Sheet Status* table

Symbol	Description	Fast Mode		Fast Mode Plus		Unit
		Min	Max	Min	Max	
f _{SCL}	SCL clock frequency	0	0.4	0	1	MHz
T _{SCL}	Serial clock (SCL) clock period	—	2.5	—	1	µs
T _{clk_jitter}	I ³ C clock output jitter	—	2	—	2	%
T _{HIGH}	SCL high period	600	—	260	—	ns
T _{DIG_H}		T _{HIGH} + T _{scl_r}	—	T _{HIGH} + T _{scl_r}	—	ns
T _{LOW}	SCL low period	1,300	—	500	—	ns
T _{DIG_L}		T _{LOW} + T _{scl_r}	—	T _{LOW} + T _{scl_r}	—	ns
T _{SU_DAT}	Setup time for serial data line (SDA) data to SCL	100	—	50	—	ns
T _{HD_DAT}	Hold time for SCL to SDA data	—	—	—	—	—
T _{SU_STA}	Setup time for a repeated start condition	600	—	260	—	ns
T _{HD_STA}	Hold time for a repeated start condition	600	—	260	—	ns
T _{SU_STO}	Setup time for a stop condition	600	—	260	—	ns
T _{BUF}	SDA high pulse duration between STOP and START	1.3	—	0.5	—	µs
T _{scl_r}	SCL rise time	20	300	—	120	ns
continued...						

Symbol	Description	Fast Mode		Fast Mode Plus		Unit
		Min	Max	Min	Max	
T _{scl_f}	SCL fall time	$20 \times (V_{CCIO_HPS} / 5.5 V)^{(155)}$	300	$20 \times (V_{CCIO_HPS} / 5.5 V)^{(155)}$	120	ns
T _{sda_r}	SDA rise time	20	300	—	120	ns
T _{sda_f}	SDA fall time	$20 \times (V_{CCIO_HPS} / 5.5 V)^{(155)}$	300	$20 \times (V_{CCIO_HPS} / 5.5 V)^{(155)}$	120	ns
T _{SPIKE}	Pulse width of spikes that the spike filter must suppress	0	50	0	50	ns

Table 98. HPS I³C Open Drain Timing Requirements

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Max	Unit
T _{HIGH}	SCL high period	—	41	ns
T _{DIG_H}		—	T _{HIGH} + T _{CF}	ns
T _{LOW_OD}	SCL low period	200	—	ns
T _{LOW_OD_L}		T _{LOW_ODmin} + T _{fDA_ODmin}	—	ns
T _{fDA_OD}	SDA signal fall time	T _{CF}	12	ns
T _{SU_OD}	Setup time for serial data line (SDA) data to SCL	3	—	ns
T _{CAS} ⁽¹⁵⁶⁾	Clock after START Condition	38.4 ns	For ENTAS0: 1 μs	—
			For ENTAS1: 100 μs	—
			For ENTAS2: 2 ms	—
			For ENTAS3: 50 ms	—

continued...

⁽¹⁵⁵⁾ Refer to the *HPS Power Supply Operating Conditions* section for V_{CCIO_HPS} values.

⁽¹⁵⁶⁾ Enter Activity State (ENTAS) is a Common Command Code (CCC) supported by all I³C master and slave devices.

Symbol	Description	Min	Max	Unit
T _{CBP}	Clock before STOP Condition	T _{CASmin} /2	—	s
T _{MMOverlap}	Current master to secondary master overlap time during handoff	T _{DIG_OD_Lmin}	—	ns
T _{AVAIL}	Bus available condition	1	—	μs
T _{IDLE}	Bus IDLE condition	200	—	μs
T _{MMLock}	Time interval where new master not driving SDA Low	T _{AVAILmin}	—	μs

Table 99. HPS I³C Push-Pull Timing Requirements for SDR Mode

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
f _{SCL}	SCL clock frequency	0.01	12.5	12.9	MHz
T _{CLK}	Serial clock (SCL) clock period	100 μs	—	77.5 ns	—
T _{HIGH}	SCL clock high period	24	—	—	ns
T _{DIG_H}		32	—	—	ns
T _{LOW}	SCL clock low period	24	—	—	ns
T _{DIG_L}		32	—	—	ns
T _{HIGH_MIXED}	SCL clock high period for mixed bus ⁽¹⁵⁷⁾	24	—	—	ns
T _{DIG_H_MIXED}		32	—	45	ns
T _{SCO}	Clock in to data out for slave	—	—	12	ns
T _{CR}	SCL rise time	—	—	150e6 × 1/f _{SCL} (capped at 60 ns)	ns

continued...

⁽¹⁵⁷⁾ During I³C communication on a mixed bus, to avoid I²C controllers from interpreting I³C signaling as valid I²C signaling, the T_{DIG_H} period must be constrained.

Symbol	Description	Min	Typ	Max	Unit
T_{CF}	SCL fall time	—	—	$150e6 \times 1/f_{SCL}$ (capped at 60 ns)	ns
T_{HD_PP}	Hold time for SCL to SDA data (master)	$T_{CR} + 3$ and $T_{CF} + 3$	—	—	ns
	Hold time for SCL to SDA data (slave)	0	—	—	ns
T_{SU_PP}	SDA signal data setup time	3	—	—	ns
T_{CASr}	Clock after repeated START (Sr)	T_{CASmin}	—	—	ns
T_{CBSr}	Clock before repeated START (Sr)	$T_{CASmin} / 2$	—	—	ns
C_b	Capacitive load per bus Line (SDA/SCL)	—	—	50	pF

Figure 24. I³C Legacy Mode Timing Diagram




Figure 25. T_{DIG_H} and T_{DIG_L}




Figure 26. I²C Start Condition Timing Diagram




Figure 27. I³C Stop Condition Timing Diagram




Figure 28. I³C Start Master Out Timing Diagram




Figure 29. I³C Slave Out Timing Diagram





Figure 30. Master SDR Timing Diagram



Related Information

HPS Power Supply Operating Conditions on page 31

HPS NAND Timing Characteristics

Table 100. HPS NAND SDR Timing Requirements

Compatible with the ONFI 1.x and 2.x specifications. Compatible with the Toggle 1.x and 2.x specifications. HPS I/O supports SDR, NV-DDR protocols up to 200 MT/s.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Max	Unit
T _{WP} ⁽¹⁵⁸⁾	Write enable pulse width	10	—	ns
T _{WH} ⁽¹⁵⁸⁾	Write enable hold time	7	—	ns
T _{RP} ⁽¹⁵⁸⁾	Read enable pulse width	10	—	ns
T _{REH} ⁽¹⁵⁸⁾	Read enable hold time	7	—	ns
T _{CLS} ⁽¹⁵⁸⁾	Command latch enable to write enable setup time	10	—	ns
T _{CLH} ⁽¹⁵⁸⁾	Command latch enable to write enable hold time	5	—	ns
T _{CS} ⁽¹⁵⁸⁾	Chip enable to write enable setup time	15	—	ns
T _{CH} ⁽¹⁵⁸⁾	Chip enable to write enable hold time	5	—	ns
T _{ALS} ⁽¹⁵⁸⁾	Address latch enable to write enable setup time	10	—	ns
T _{ALH} ⁽¹⁵⁸⁾	Address latch enable to write enable hold time	5	—	ns
T _{DS} ⁽¹⁵⁸⁾	Data to write enable setup time	7	—	ns
T _{DH} ⁽¹⁵⁸⁾	Data to write enable hold time	5	—	ns
T _{WB} ⁽¹⁵⁸⁾	Write enable high to R/B low	—	200	ns
T _{CEA}	Chip enable to data access time	—	100	ns
continued...				

⁽¹⁵⁸⁾ This timing is software programmable. Refer to the *NAND Flash Controller* chapter in the *Hard Processor System Technical Reference Manual* for more information about software-programmable timing in the NAND flash controller.

Symbol	Description	Min	Max	Unit
T_{REA}	Read enable to data access time	—	40	ns
T_{RHZ}	Read enable to data high impedance	—	200	ns
T_{RR}	Ready to read enable low	20	—	ns

Figure 31. NAND SDR Command Latch Timing Diagram




Figure 32. NAND SDR Address Latch Timing Diagram




Figure 33. NAND SDR Data Output Cycle Timing Diagram




Figure 34. NAND SDR Data Input Cycle Timing Diagram




Figure 35. NAND SDR Data Input Timing Diagram for Extended Data Output (EDO) Cycle




Figure 36. NAND SDR Read Status Timing Diagram




Figure 37. NAND SDR Read Status Enhanced Timing Diagram




Table 101. HPS NAND DDR Timing Requirements

Compatible with the ONFI 1.x and 2.x specifications. Compatible with the Toggle 1.x and 2.x specifications. HPS I/O supports SDR, NV-DDR protocols up to 200 MT/s.

For specification status, see the *Data Sheet Status* table

Symbol	Description	100 MHz (200 MT/s)		
		Min	Max	Unit
t_{AC}	Access window of DQ[7:0] from CLK	3	25	ns
t_{ADL}	Address cycle to data loading time	400	—	ns
t_{CADf}	Command, address, data delay (fast) (command to command, address to address, command to	25	—	ns

continued...

Symbol	Description	100 MHz (200 MT/s)		
		Min	Max	Unit
	address, address to command, command/address to start of data)			
t _{CADs}	Command, address, data delay (slow) (command to command, address to address, command to address, address to command, command/address to start of data)	45	—	ns
t _{CAH}	Command/address DQ hold time	2	—	ns
t _{CALH}	W/R_n, CLE, and ALE hold time	2	—	ns
t _{CALS}	W/R_n, CLE, and ALE setup time	2	—	ns
t _{CAS}	Command/address DQ setup time	2	—	ns
t _{CEH}	CE_n high hold time	20	—	ns
t _{CH}	CE_n hold time	2	—	ns
t _{CK(avg)} or t _{CK} ⁽¹⁵⁹⁾	Average clock cycle time	10	—	ns
t _{CK(abs)}	Absolute clock period, measured from rising edge to the next consecutive rising edge	t _{CK(avg)} + t _{JIT(per)} min	t _{CK(avg)} + t _{JIT(per)} max	ns
t _{CKH(abs)} ⁽¹⁶⁰⁾	Clock cycle high	0.43	0.57	t _{CK}
t _{CKL(abs)} ⁽¹⁶⁰⁾	Clock cycle low	0.43	0.57	t _{CK}
t _{CKWR}	Data output end to W/R_n high	RoundUp{[t _{DQSCK(max)} + t _{CK}] / t _{CK} }	—	t _{CK}
t _{CS3}	CE_n setup time for data input and data output after CE_n has been high for greater than 1 μs	75	—	ns
continued...				

(159) t_{CK(avg)} is the average clock period over any consecutive 200 cycles window.

(160) t_{CKH(abs)} and t_{CKL(abs)} include static offset and duty cycle jitter.





Symbol	Description	100 MHz (200 MT/s)		
		Min	Max	Unit
t _{CS}	CE_n setup time	15	—	ns
t _{DH}	Data hold time	0.9	—	ns
t _{DPZ}	Data input pause setup time	1.5	—	t _{DSC}
t _{DQSCK}	Access window of DQS from CLK	3	25	ns
t _{DQSD}	W/R_n low to DQS/DQ driven by device	0	18	ns
t _{DQSH} ⁽¹⁶¹⁾	DQS input high pulse width	0.4	0.6	t _{CK} or t _{DSC4}
t _{DQSHZ} ⁽¹⁶²⁾	W/R_n high to DQS/DQ tri-state by device	—	20	ns
t _{DQSL} ⁽¹⁶¹⁾	DQS input low pulse width	0.4	0.6	t _{CK} or t _{DSC4}
t _{DQSQ}	DQS-DQ skew, DQS to last DQ valid, per access	—	0.85	ns
t _{DQSS}	Data input to first DQS latching transition	0.75	1.25	t _{CK}
t _{DS}	Data setup time	0.9	—	ns
t _{DSC}	DQS cycle time	10	—	ns
t _{DSH}	DQS falling edge to CLK rising – hold time	0.2	—	t _{CK}
t _{DSS}	DQS falling edge to CLK rising – setup time	0.2	—	t _{CK}
t _{DVW}	Output data valid window	t _{DVW} = t _{QH} – t _{DQSQ}		ns
t _{FEAT}	Busy time for Set Features and Get Features	—	1	μs
t _{HP}	Half-clock period	t _{HP} = min(t _{CKL} , t _{CKH})		ns

continued.

(161) t_{DQSL} and t_{DQSH} are relative to t_{CK} when CLK is running. If CLK is stopped during data input, then t_{DQSL} and t_{DQSH} are relative to t_{DSC} .

(162) t_{DQSHZ} is not referenced to a specific voltage level, but specifies when the device output is no longer driving.

Symbol	Description	100 MHz (200 MT/s)		
		Min	Max	Unit
t_{ITC}	Interface and Timing Mode Change time	—	1	µs
$t_{JIT(per)}$	The deviation of a given $t_{CK(abs)}$ from $t_{CK(avg)}$	-0.5	0.5	ns
t_{QH}	DQ-DQS hold, DQS to first DQ to go non-valid, per access	$t_{QH} = t_{HP} - t_{QHS}$		ns
t_{QHS}	Data hold skew factor	—	1	ns
t_{RHW}	Data output cycle to command, address, or data input cycle	100	—	ns
t_{RR}	Ready to data output cycle (data only)	20	—	ns
$t_{RST} \text{ (raw NAND)}$	Device reset time, measured from the falling edge of R/B_n to the rising edge of R/B_n	—	15/30/500	µs
$t_{RST} \text{ (EZ NAND)}^{(163)}$	Device reset time, measured from the falling edge of R/B_n to the rising edge of R/B_n	—	150/150/500	µs
t_{WB}	(WE_n high or CLK rising edge) to SR[6] low	—	100	ns
t_{WHR}	Command, address, or data input cycle to data output cycle	80	—	ns
t_{WPRE}	DQS write preamble	1.5	—	t_{CK}
t_{WPST}	DQS write postamble	1.5	—	t_{CK}
t_{WRCK}	W/R_n low to data output cycle	20	—	ns
t_{WW}	WP_n transition to command cycle	100	—	ns

⁽¹⁶³⁾ If the reset is invoked using a Reset (FFh) command then the EZ NAND device has 250 ms to complete the reset operation regardless of the timing mode. If the reset is invoked using Synchronous Reset (FCh) or a Reset LUN (FAh) command then the values are as shown.

Figure 38. NAND DDR Command Cycle Timing Diagram




Figure 39. NAND DDR Address Cycle Timing Diagram




Figure 40. NAND DDR Data Input Cycle Timing Diagram




Figure 41. NAND DDR Data Input Cycle Timing Diagram (CLK Stopped)




Figure 42. NAND DDR Data Input Cycle Timing Diagram (CLK Stopped with Data Pause)




Figure 44. NAND DDR W/R_n Timing Diagram

The diagram shows the timing relationships for NAND DDR write and read operations. The signals involved are CE_n, CLE, ALE, CLK, W/R_n, DQS, and DQ[7:0]. The timing parameters are defined as follows:

- t_{CS} : Chip select setup time before the first clock edge.
- t_{CAD} : Address setup time before the first clock edge.
- t_{CALS} : Clock-to-address delay.
- t_{CALH} : Clock-to-address hold time.
- t_{CK} : Clock period.
- t_{CKH} : Clock high pulse width.
- t_{CKL} : Clock low pulse width.
- t_{HP} : High pulse width of the clock signal.
- t_{WRCK} : Write enable setup time before the first clock edge.
- t_{DQSD} : Data setup time before the first clock edge.
- t_{DQSQ} : Data setup time before the first clock edge.
- t_{DQSHZ} : Data hold time after the last clock edge.
- t_{AC} : Access time from the first clock edge to the first data transition.
- t_{DVW} : Data valid time from the first clock edge to the first data transition.
- t_{DVS} : Data valid time from the first clock edge to the first data transition.
- t_{OH} : Output hold time from the last clock edge to the last data transition.
- t_{CH} : Clock high pulse width.

The diagram is divided into three regions: Don't Care (light gray), Data Transitioning (blue), and Device Driving (dark gray).




Figure 44. NAND DDR W/R_n Timing Diagram

The diagram illustrates the timing relationship between the clock (CLK (WE_n)), write/read enable (W/R_n (RE_n)), data bus (DQ[7:0]), and data strobe (DQS) signals. The clock signal is shown as a periodic square wave. The W/R_n signal is active-low, with a pulse indicating a write or read operation. The DQ[7:0] signal shows data being driven by the device (dark gray) or in a tri-state condition (light gray). The DQS signal is a strobe that is active during data transfers. Key timing parameters are indicated: tCALS (clock-to-address latency) from the clock edge to the W/R_n signal; tDQSD (data-to-strobe delay) from the DQ signal to the DQS signal; and tDQSHZ (strobe-to-data hold) from the DQS signal to the DQ signal. A legend indicates that light gray represents 'Tri-state' and dark gray represents 'Device Driving'.

Intel Agilex® 5 FPGAs and SoCs Device Data Sheet

146

Preliminary Documentation - Subject to Change

[Send Feedback](#)





Figure 45. NAND DDR Read Status Including tWHR and tCAD Timing Diagram



HPS Trace Timing Characteristics

Table 102. Trace Timing Requirements

To increase the trace bandwidth, Intel recommends routing the trace interface to the FPGA in the HPS Platform Designer component. The FPGA trace interface offers a 64-bit single data rate path that can be converted to double data rate to minimize FPGA I/O usage.


Depending on the trace module that you connect to the HPS trace interface, you may need to include board termination to achieve the maximum sampling speed possible. Refer to your trace module data sheet for termination recommendations.

Most trace modules implement programmable clock and data skew to improve trace data timing margins. Alternatively, you can change the clock-to-data timing relationship with the HPS programmable I/O delay.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T_{clk}	Trace clock period	6.667	—	—	ns
T_{clk_jitter}	Trace clock output jitter	—	—	2	%
$T_{duty\ cycle}$	Trace clock maximum duty cycle	45	50	55	%
T_d	T_{clk} to D0–D15 output data delay	–0.5	—	1.3	ns

Figure 46. Trace Timing Diagram



HPS GPIO Interface

The general-purpose I/O (GPIO) interface has debounce circuitry included to remove signal glitches. The debounce clock frequency ranges from 125 Hz to 32 kHz. The minimum pulse width is 1 debounce clock cycle and the minimum detectable GPIO pulse width is 62.5 μ s (at 32 kHz).

If the external signal is driven into the GPIO for less than one clock cycle, the external signal is filtered. If the external signal is between one and two clock cycles, the external signal may or may not be filtered depending on the phase of the signal. If the external signal is more than two clock cycles, the external signal is not filtered.


The GPIO modules provided in the HPS include optional debounce capabilities. The external signal can be debounced to remove any spurious glitches that are less than one period of the external debouncing clock, `gpio_db_clk`.

HPS JTAG Timing Characteristics

Table 103. HPS JTAG Timing Requirements

For specification status, see the *Data Sheet Status* table.

Symbol	Description	Min	Typ	Max	Unit
t_{JCP}	TCK clock period	41.66	—	—	ns
t_{JCH}	TCK clock high time	20	—	—	ns
t_{JCL}	TCK clock low time	20	—	—	ns
t_{JPSU} (TDI)	TDI JTAG port setup time	5	—	—	ns
t_{JPSU} (TMS)	TMS JTAG port setup time	5	—	—	ns
t_{JPH}	JTAG port hold time	0.5	—	—	ns
t_{JPCO}	JTAG port clock to output	0	—	8	ns
t_{JPZX}	JTAG port high impedance to valid output	—	—	10	ns
t_{JPXZ}	JTAG port valid output to high impedance	—	—	10	ns

Figure 47. HPS JTAG Timing Diagram


HPS Programmable I/O Timing Characteristics

Table 104. HPS Programmable I/O Delay (Output Path)

For specification status, see the *Data Sheet Status* table

Name	output_val_en	output_val	Description	Min	Typ	Max	Unit
ZERO_CHAIN_DELAY	0	0	Intrinsic I/O delay. Bypasses the delay chain	—	0	—	ps
CHAIN_DELAY	1	0	Intrinsic I/O delay + Minimum + 0 × Chain Delay	—	0	—	ps
ONE_CHAIN_DELAY	1	1	Intrinsic I/O delay + Minimum + 1 × Chain Delay	—	422	—	ps
TWO_CHAIN_DELAY	1	2	Intrinsic I/O delay + Minimum + 2 × Chain Delay	—	518	—	ps
THREE_CHAIN_DELAY	1	3	Intrinsic I/O delay + Minimum + 3 × Chain Delay	—	607	—	ps
FOUR_CHAIN_DELAY	1	4	Intrinsic I/O delay + Minimum + 4 × Chain Delay	—	705	—	ps

continued...

Name	output_val_en	output_val	Description	Min	Typ	Max	Unit
FIVE_CHAIN_DELAY	1	5	Intrinsic I/O delay + Minimum + 5 × Chain Delay	—	786	—	ps
SIX_CHAIN_DELAY	1	6	Intrinsic I/O delay + Minimum + 6 × Chain Delay	—	874	—	ps
SEVEN_CHAIN_DELAY	1	7	Intrinsic I/O delay + Minimum + 7 × Chain Delay	—	955	—	ps
EIGHT_CHAIN_DELAY	1	8	Intrinsic I/O delay + Minimum + 8 × Chain Delay	—	1,042	—	ps
NINE_CHAIN_DELAY	1	9	Intrinsic I/O delay + Minimum + 9 × Chain Delay	—	1,126	—	ps
TEN_CHAIN_DELAY	1	10	Intrinsic I/O delay + Minimum + 10 × Chain Delay	—	1,214	—	ps
ELEVEN_CHAIN_DELAY	1	11	Intrinsic I/O delay + Minimum + 11 × Chain Delay	—	1,296	—	ps
TWELVE_CHAIN_DELAY	1	12	Intrinsic I/O delay + Minimum + 12 × Chain Delay	—	1,382	—	ps
THIRTEEN_CHAIN_DELAY	1	13	Intrinsic I/O delay + Minimum + 13 × Chain Delay	—	1,462	—	ps
FOURTEEN_CHAIN_DELAY	1	14	Intrinsic I/O delay + Minimum + 14 × Chain Delay	—	1,552	—	ps
FIFTEEN_CHAIN_DELAY	1	15	Intrinsic I/O delay + Minimum + 15 × Chain Delay	—	1,626	—	ps
—	1	[16:30]	INVALID	—	—	—	—
—	2	—	INVALID	—	—	—	—
continued...							

Name	output_val_en	output_val	Description	Min	Typ	Max	Unit
—	3	[0:15]	INVALID	—	—	—	—
SIXTEEN_CHAIN_DELAY	3	16	Intrinsic I/O delay + Minimum + 16 × Chain Delay	—	1,798	—	ps
SEVENTEEN_CHAIN_DELAY	3	17	Intrinsic I/O delay + Minimum + 17 × Chain Delay	—	1,885	—	ps
EIGHTEEN_CHAIN_DELAY	3	18	Intrinsic I/O delay + Minimum + 18 × Chain Delay	—	1,967	—	ps
NINETEEN_CHAIN_DELAY	3	19	Intrinsic I/O delay + Minimum + 19 × Chain Delay	—	2,054	—	ps
TWENTY_CHAIN_DELAY	3	20	Intrinsic I/O delay + Minimum + 20 × Chain Delay	—	2,137	—	ps
TWENTYONE_CHAIN_DELAY	3	21	Intrinsic I/O delay + Minimum + 21 × Chain Delay	—	2,222	—	ps
TWENTYTWO_CHAIN_DELAY	3	22	Intrinsic I/O delay + Minimum + 22 × Chain Delay	—	2,305	—	ps
TWENTYTHREE_CHAIN_DELAY	3	23	Intrinsic I/O delay + Minimum + 23 × Chain Delay	—	2,395	—	ps
TWENTYFOUR_CHAIN_DELAY	3	24	Intrinsic I/O delay + Minimum + 24 × Chain Delay	—	2,475	—	ps
TWENTYFIVE_CHAIN_DELAY	3	25	Intrinsic I/O delay + Minimum + 25 × Chain Delay	—	2,564	—	ps
TWENTYSIX_CHAIN_DELAY	3	26	Intrinsic I/O delay + Minimum + 26 × Chain Delay	—	2,644	—	ps
continued...							

Name	output_val_en	output_val	Description	Min	Typ	Max	Unit
TWENTYSEVEN_CHAIN_DELAY	3	27	Intrinsic I/O delay + Minimum + 27 × Chain Delay	—	2,732	—	ps
TWENTYEIGHT_CHAIN_DELAY	3	28	Intrinsic I/O delay + Minimum + 28 × Chain Delay	—	2,808	—	ps
TWENTYNINE_CHAIN_DELAY	3	29	Intrinsic I/O delay + Minimum + 29 × Chain Delay	—	2,901	—	ps
THIRTY_CHAIN_DELAY	3	30	Intrinsic I/O delay + Minimum + 30 × Chain Delay	—	2,979	—	ps

Table 105. HPS Programmable I/O Delay (Input Path)

For specification status, see the *Data Sheet Status* table

Name	input_val_en	input_val	Description	Min	Typ	Max	Unit
ZERO_CHAIN_DELAY	0	0	Intrinsic I/O delay. Bypasses the delay chain	—	0	—	ps
CHAIN_DELAY	1	0	Intrinsic I/O delay + Minimum + 0 × Chain Delay	—	0	—	ps
ONE_CHAIN_DELAY	1	1	Intrinsic I/O delay + Minimum + 1 × Chain Delay	—	422	—	ps
TWO_CHAIN_DELAY	1	2	Intrinsic I/O delay + Minimum + 2 × Chain Delay	—	518	—	ps
THREE_CHAIN_DELAY	1	3	Intrinsic I/O delay + Minimum + 3 × Chain Delay	—	607	—	ps
FOUR_CHAIN_DELAY	1	4	Intrinsic I/O delay + Minimum + 4 × Chain Delay	—	705	—	ps
continued...							



Name	input_val_en	input_val	Description	Min	Typ	Max	Unit
FIVE_CHAIN_DELAY	1	5	Intrinsic I/O delay + Minimum + 5 × Chain Delay	—	786	—	ps
SIX_CHAIN_DELAY	1	6	Intrinsic I/O delay + Minimum + 6 × Chain Delay	—	874	—	ps
SEVEN_CHAIN_DELAY	1	7	Intrinsic I/O delay + Minimum + 7 × Chain Delay	—	955	—	ps
EIGHT_CHAIN_DELAY	1	8	Intrinsic I/O delay + Minimum + 8 × Chain Delay	—	1,042	—	ps
NINE_CHAIN_DELAY	1	9	Intrinsic I/O delay + Minimum + 9 × Chain Delay	—	1,126	—	ps
TEN_CHAIN_DELAY	1	10	Intrinsic I/O delay + Minimum + 10 × Chain Delay	—	1,214	—	ps
ELEVEN_CHAIN_DELAY	1	11	Intrinsic I/O delay + Minimum + 11 × Chain Delay	—	1,296	—	ps
TWELVE_CHAIN_DELAY	1	12	Intrinsic I/O delay + Minimum + 12 × Chain Delay	—	1,382	—	ps
THIRTEEN_CHAIN_DELAY	1	13	Intrinsic I/O delay + Minimum + 13 × Chain Delay	—	1,462	—	ps
FOURTEEN_CHAIN_DELAY	1	14	Intrinsic I/O delay + Minimum + 14 × Chain Delay	—	1,552	—	ps
FIFTEEN_CHAIN_DELAY	1	15	Intrinsic I/O delay + Minimum + 15 × Chain Delay	—	1,626	—	ps
—	1	[16:30]	INVALID	—	—	—	—
—	2	—	INVALID	—	—	—	—

continued...

Name	input_val_en	input_val	Description	Min	Typ	Max	Unit
—	3	[0:15]	INVALID	—	—	—	—
SIXTEEN_CHAIN_DELAY	3	16	Intrinsic I/O delay + Minimum + 16 × Chain Delay	—	1,798	—	ps
SEVENTEEN_CHAIN_DELAY	3	17	Intrinsic I/O delay + Minimum + 17 × Chain Delay	—	1,885	—	ps
EIGHTEEN_CHAIN_DELAY	3	18	Intrinsic I/O delay + Minimum + 18 × Chain Delay	—	1,967	—	ps
NINETEEN_CHAIN_DELAY	3	19	Intrinsic I/O delay + Minimum + 19 × Chain Delay	—	2,054	—	ps
TWENTY_CHAIN_DELAY	3	20	Intrinsic I/O delay + Minimum + 20 × Chain Delay	—	2,137	—	ps
TWENTYONE_CHAIN_DELAY	3	21	Intrinsic I/O delay + Minimum + 21 × Chain Delay	—	2,222	—	ps
TWENTYTWO_CHAIN_DELAY	3	22	Intrinsic I/O delay + Minimum + 22 × Chain Delay	—	2,305	—	ps
TWENTYTHREE_CHAIN_DELAY	3	23	Intrinsic I/O delay + Minimum + 23 × Chain Delay	—	2,395	—	ps
TWENTYFOUR_CHAIN_DELAY	3	24	Intrinsic I/O delay + Minimum + 24 × Chain Delay	—	2,475	—	ps
TWENTYFIVE_CHAIN_DELAY	3	25	Intrinsic I/O delay + Minimum + 25 × Chain Delay	—	2,564	—	ps
TWENTYSIX_CHAIN_DELAY	3	26	Intrinsic I/O delay + Minimum + 26 × Chain Delay	—	2,644	—	ps
continued...							

Name	input_val_en	input_val	Description	Min	Typ	Max	Unit
TWENTYSEVEN_CHAIN_DELAY	3	27	Intrinsic I/O delay + Minimum + 27 × Chain Delay	—	2,732	—	ps
TWENTYEIGHT_CHAIN_DELAY	3	28	Intrinsic I/O delay + Minimum + 28 × Chain Delay	—	2,808	—	ps
TWENTYNINE_CHAIN_DELAY	3	29	Intrinsic I/O delay + Minimum + 29 × Chain Delay	—	2,901	—	ps
THIRTY_CHAIN_DELAY	3	30	Intrinsic I/O delay + Minimum + 30 × Chain Delay	—	2,979	—	ps

You can program the number of delay steps by adjusting the I/O Delay register (io0_delay through io47_delay for I/Os 0 through 47).

Configuration Specifications

General Configuration Timing Specifications

Table 106. General Configuration Timing Specifications


For specification status, see the *Data Sheet Status* table

Symbol	Description	Requirement		Unit
		Min	Max	
t _{CF12ST1}	nCONFIG high to nSTATUS high	—	20	ms
t _{CF02ST0} ⁽¹⁶⁴⁾	nCONFIG low to nSTATUS low	—	400	ms
t _{ST0}	nSTATUS low pulse during configuration error	0.5	10	ms
continued...				

⁽¹⁶⁴⁾ You need to drive nCONFIG low pulse by referring to maximum value if nSTATUS cannot be monitored by host.

Symbol	Description	Requirement		Unit
		Min	Max	
$t_{CD2UM}^{(165)}$	CONF_DONE high to user mode	—	5	ms
$t_{ST12CF0}$	Minimum time to drive nCONFIG from high to low after nSTATUS transitions from low to high	0	—	ms
$t_{ST02CF1}$	Minimum time to drive nCONFIG from low to high after nSTATUS transitions from high to low	0	—	ms

Figure 48. General Configuration Timing Diagram



POR Specifications

Power-on reset (POR) delay is defined as the delay between last power rail (V_{CCIO_SDM}) monitored by POR circuitry reached the minimum operating voltage to the time the device is ready to begin configuration.

⁽¹⁶⁵⁾ This specification is the initialization time that indicates the time from CONF_DONE signal goes high to INIT_DONE signal goes high.

Table 107. POR Delay Specifications

For specification status, see the *Data Sheet Status* table

POR Delay	Minimum	Maximum	Unit
AS (Normal mode), AVST ×8, AVST ×16	11.5	20.2	ms
AS (Fast mode)	1.5	7.6	ms

External Configuration Clock Source Requirements

Table 108. External Configuration Clock Source (OSC_CLK_1) Clock Input Requirements

For specification status, see the *Data Sheet Status* table

Description	External Clock Source	Min	Typ	Max	Unit
Clock input frequency ⁽¹⁶⁶⁾	Powered by V _{CCIO_SDM}	25/100/125			MHz
Clock input peak-to-peak period jitter tolerance		—	—	2	%
Clock input duty cycle		45	50	55	%

JTAG Configuration Timing

Table 109. JTAG Timing Parameters and Values


For specification status, see the *Data Sheet Status* table

Symbol	Description	Requirement		Unit
		Minimum	Maximum	
t _{JCP}	TCK clock period	10	—	ns
t _{JCH}	TCK clock high time	5	—	ns
t _{JCL}	TCK clock low time	5	—	ns
continued...				

⁽¹⁶⁶⁾ The acceptable clock frequencies are 25 MHz, 100 MHz, and 125 MHz only. You must match the external configuration clock frequency on the OSC_CLK_1 pin to the configuration clock source assignment in the Intel Quartus Prime software. Other frequencies in the range are not supported.

Symbol	Description	Requirement		Unit
		Minimum	Maximum	
$t_{JPSU} \text{ (TDI)}$ ⁽¹⁶⁷⁾	TDI JTAG port setup time	2	—	ns
$t_{JPSU} \text{ (TMS)}$ ⁽¹⁶⁷⁾	TMS JTAG port setup time	2	—	ns
t_{JPH} ⁽¹⁶⁷⁾	JTAG port hold time	1.5	—	ns
t_{JPCO}	JTAG port clock to output	—	5 ⁽¹⁶⁸⁾	ns
t_{JPZX}	JTAG port high impedance to valid output	—	5.5	ns
t_{JPXZ}	JTAG port valid output to high impedance	—	2.1	ns

Figure 49. JTAG Timing Diagram



⁽¹⁶⁷⁾ For boundary-scan testing, the TMS and TDI JTAG ports minimum setup time and hold time are 7 ns.

⁽¹⁶⁸⁾ Capacitance loading at 10 pF.

AS Configuration Timing

Table 110. AS Timing Parameters

Intel recommends performing trace length matching for nCSO and AS_DATA pins to AS_CLK to minimize the skew.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Minimum	Typical	Maximum	Unit
T_{clk} ⁽¹⁶⁹⁾	AS_CLK clock period	—	6.02	—	ns
$T_{duty\ cycle}$	AS_CLK duty cycle	45	50	55	%
T_{dcsfrs}	AS_nCSO[3:0] asserted to first AS_CLK edge	8.5 ⁽¹⁷⁰⁾	—	—	ns
T_{dcslst}	Last AS_CLK edge to AS_nCSO[3:0] deasserted	6.8 ⁽¹⁷⁰⁾	—	—	ns
T_{do} ⁽¹⁷¹⁾	AS_DATA[3:0] output delay	−0.6	—	0.6	ns
T_{ext_delay} ^{(172) (173) (174)}	Total external propagation delay on AS signals	0	—	13.5	ns
continued...					

⁽¹⁶⁹⁾ AS_CLK f_{MAX} has dependency on the maximum board loading. For AS single device configuration or AS using multiple serial flash devices configuration, use the equations in T_{do} and T_{ext_delay} notes to ensure your board has sufficient timing margin to meet flash setup/hold time specifications and AS timing specifications in this data sheet. For AS using multiple serial flash devices, refer to the *Configuration User Guide* for the recommended AS_CLK frequency and maximum board loading.

⁽¹⁷⁰⁾ AS operating at maximum clock frequency = 166 MHz. The delay is larger when operating at AS clock frequency lower than 166 MHz.

⁽¹⁷¹⁾ Load capacitance for DCLK = 10 pF and AS_DATA = 18 pF. Intel recommends obtaining the T_{do} for a given link (including receiver, transmission lines, connectors, termination resistors, and other components) through IBIS or HSPIC simulation. To analyze flash setup time,

- $T_{su} = T_{clk}/2 - T_{do(max)} + T_{bd_clk} - T_{bd_data(max)}$
- $T_{ho} = T_{clk}/2 + T_{do(min)} - T_{bd_clk} + T_{bd_data(min)}$

Symbol	Description	Minimum	Typical	Maximum	Unit
T _{dcsb2b}	Minimum delay of slave select deassertion between two back-to-back transfers	62	—	—	ns
Skew (AS_CLK – AS_nCSO)	Maximum skew tolerance between nCSO and AS_CLK	$T_{su_ncso} - T_{dcsfrs} < \text{Skew} (AS_CLK - AS_nCSO) < AS_CLK/2 + T_{dcslst} - T_{ho_ncso}$ ⁽¹⁷⁵⁾			ns
Skew (AS_CLK – AS_DATA)	Maximum skew tolerance between AS_CLK and AS_DATA	$-AS_CLK/2 + T_{do(max)} + T_{su} < \text{Skew} (AS_CLK - AS_DATA) < AS_CLK/2 + T_{do(min)} - T_{ho}$ ⁽¹⁷⁵⁾			ns

(172) $T_{ext_delay} = T_{bd_clk} + T_{co} + T_{bd_data} + T_{add}$



- T_{bd_clk}: Propagation delay for AS_CLK between FPGA and flash device.
- T_{co}: Output hold time and clock low to output valid of flash device. This delay must be used to ensure T_{ext_delay} is within the minimum and maximum specification values.
- T_{bd_data}: Propagation delay for AS_DATA bus between FPGA and flash device.
- T_{add}: Propagation delay for active/passive components on AS_DATA interfaces.

(173) T_{ext_delay} specification is based on AS_CLK = 166 MHz. The value can be larger at lower AS_CLK frequency.

(174) Meeting T_{ext_delay} timing specifications indicates that the AS_DATA setup/hold timing is met.

- (175)
- T_{su} = Data setup time required by the quad SPI flash. Refer to your quad SPI flash datasheet.
 - T_{ho} = Data hold time required by the quad SPI flash. Refer to your quad SPI flash datasheet.
 - T_{do} = AS_DATA[3:0] output delay. Refer to the specification in this table.
 - AS_CLK = AS_CLK clock period.
 - T_{su_ncso} = Chip select setup time required by the quad SPI flash. Refer to your quad SPI flash datasheet.
 - T_{ho_ncso} = Chip select hold time required by the quad SPI flash. Refer to your quad SPI flash datasheet.
 - T_{dcsfrs} = AS_nCSO[3:0] asserted to first AS_CLK edge. Refer to the specification in this table.
 - T_{dcslst} = Last AS_CLK edge to AS_nCSO[3:0] deasserted. Refer to the specification in this table.



Figure 50. AS Configuration Serial Output Timing Diagram

Figure 51. AS Configuration Serial Input Timing Diagram


Avalon Streaming Configuration Timing

Table 111. Avalon Streaming Timing Parameters for ×8 and ×16 Configurations

For specification status, see the *Data Sheet Status* table


Symbol	Description	Minimum	Unit
t_{ACLKH}	AVST_CLK high time	1.8	ns
t_{ACLKL}	AVST_CLK low time	1.8	ns
t_{ACLKP}	AVST_CLK period	4	ns
$t_{\text{ADSU}}^{(176)}$	AVST_DATA setup time before rising edge of AVST_CLK	2.5	ns

continued...



Symbol	Description	Minimum	Unit
$t_{ADH}^{(176)}$	AVST_DATA hold time after rising edge of AVST_CLK	0	ns
t_{AVSU}	AVST_VALID setup time before rising edge of AVST_CLK	2.5	ns
t_{AVDH}	AVST_VALID hold time after rising edge of AVST_CLK	0	ns

Figure 52. Avalon Streaming Configuration Timing Diagram



⁽¹⁷⁶⁾ Data sampled by the FPGA (sink) at the next rising clock edge.



Configuration Bit Stream Sizes

Table 112. Configuration Bit Stream Sizes

Configuration bit stream sizes shown in this table are based on worst-case scenarios. The sizes are typically substantially smaller because of the use of the Intel bit stream compression. The Intel bit stream compression efficiency has dependency on your design complexity.

For specification status, see the *Data Sheet Status* table

Variant	Compressed Configuration Bit Stream Size (Mbits)
A5E 065	268

I/O Timing

I/O timing data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the timing analysis. You may generate the I/O timing report manually using the Timing Analyzer.

The Intel Quartus Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.



Programmable IOE Delay

Table 113. Programmable IOE Delay Specifications

For specification status, see the *Data Sheet Status* table

Parameter	Maximum Offset	Minimum Offset	Fast Model	Slow Model						Unit
				-E1V, -I1V	-E2V, -I2V	-E3V, -I3V	-E4S, -I4S	-E5S, -I5S	-E6S, -I6S, -E6X, -I6X	
Input Delay Chain (INPUT_DELAY_CHAIN)	63	0	0.062	7.095	7.100	7.105	7.110	7.115	7.120	ns
Output Delay Chain (OUTPUT_DELAY_CHAIN)	15	0	0.062	1.925	1.930	1.935	1.940	1.945	1.850	ns
Output Enable Delay Chain (OUTPUT_ENABLE_DELAY_CHAIN)	15	0	0.062	1.925	1.930	1.935	1.940	1.945	1.850	ns

Glossary

Table 114. Glossary

Term	Definition
Differential I/O Standards	Receiver Input Waveforms
continued...	

Term	Definition
	<p>Single-Ended Waveform</p> <p>Positive Channel (p) = V_{IH} Negative Channel (n) = V_{IL} Ground</p> <p>Differential Waveform</p> <p>$p - n = 0V$</p> <p>Transmitter Output Waveforms</p> <p>Single-Ended Waveform</p> <p>Positive Channel (p) = V_{OH} Negative Channel (n) = V_{OL} Ground</p> <p>Differential Waveform</p> <p>$p - n = 0V$</p>
f_{HSCLK}	I/O PLL input clock frequency.
f_{HSDR}	LVDS SERDES block—maximum/minimum LVDS data transfer rate ($f_{HSDR} = 1/T_{UI}$), non-DPA.
$f_{HSDRDPA}$	LVDS SERDES block—maximum/minimum LVDS data transfer rate ($f_{HSDRDPA} = 1/T_{UI}$), DPA.
J (SERDES factor)	LVDS SERDES block—deserialization factor (width of parallel data bus).
JTAG Timing Specifications	JTAG Timing Specifications:
continued...	

Term	Definition
R_L	Receiver differential input discrete resistor (external to the device).
Sampling window (SW)	<p>Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window, as shown:</p>
Single-ended voltage referenced I/O standard	<p>The JEDEC standard for the SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.</p> <p>The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing.</p> <p>Single-Ended Voltage Referenced I/O Standard</p>

continued...

Term	Definition
t_c	High-speed receiver/transmitter input and output clock period.
TCCS (channel-to-channel-skew)	The timing difference between the fastest and slowest output edges, including the t_{co} variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table).
t_{DUTY}	LVDS SERDES block—duty cycle on high-speed transmitter output clock.
t_{FALL}	Signal high-to-low transition time (80–20%).
t_{INCCJ}	Cycle-to-cycle jitter tolerance on the PLL clock input.
t_{OUTPJ_IO}	Period jitter on the GPIO driven by a PLL.
t_{OUTPJ_DC}	Period jitter on the dedicated clock output driven by a PLL.
t_{RISE}	Signal low-to-high transition time (20–80%).
Timing Unit Interval (TUI)	The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_c/w$).
$V_{CM(DC)}$	DC Common mode input voltage.
V_{ICM}	Input Common mode voltage—the common mode of the differential signal at the receiver.
$V_{ICM(DC)}$	$V_{CM(DC)}$ DC Common mode input voltage.
V_{ID}	Input differential voltage swing—the difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
$V_{DIF(AC)}$	AC differential input voltage—minimum AC input differential voltage required for switching.
$V_{DIF(DC)}$	DC differential input voltage—minimum DC input differential voltage required for switching.
continued...	

Term	Definition
V_{IH}	Voltage input high—the minimum positive voltage applied to the input which is accepted by the device as a logic high.
$V_{IH(AC)}$	High-level AC input voltage.
$V_{IH(DC)}$	High-level DC input voltage.
V_{IL}	Voltage input low—the maximum positive voltage applied to the input which is accepted by the device as a logic low.
$V_{IL(AC)}$	Low-level AC input voltage.
$V_{IL(DC)}$	Low-level DC input voltage.
V_{OCM}	Output Common mode voltage—the common mode of the differential signal at the transmitter.
V_{OD}	Output differential voltage swing—the difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter.
V_{SWING}	Differential input voltage.
V_{OX}	Output differential cross point voltage.
$V_{IX(AC)}$	V_{IX} Input differential cross point voltage.
W	LVDS SERDES block—Clock Boost Factor.

Document Revision History for the Intel Agilex 5 FPGAs and SoCs Device Data Sheet

Document Version	Changes
2023.08.11	<ul style="list-style-type: none"> Updated the <i>D-Series FPGAs Absolute Maximum Ratings</i> table. <ul style="list-style-type: none"> Updated the symbol from $V_{CCLHPS_ADC_SDM}$ to $V_{CCL_ADC_SDM}$ and updated description. Added V_{CCIO_PIO} specifications for $V_{CCIO_PIO} = 1.0$ V. Updated V_I specifications and footnote. Updated I_{OUT} specifications and added footnote. Updated the <i>E-Series FPGAs Absolute Maximum Ratings</i> table. <ul style="list-style-type: none"> Updated -6L to -6X speed grade. Updated the symbol from $V_{CCLHPS_ADC_SDM}$ to $V_{CCL_ADC_SDM}$ and updated description. Added V_{CCIO_PIO} specifications for $V_{CCIO_PIO} = 1.0$ V. Updated V_I specifications and footnote. Updated I_{OUT} specifications and added footnote. Updated the description in the <i>Maximum Allowed Overshoot and Undershoot Voltage</i> section and added the following tables: <ul style="list-style-type: none"> <i>Maximum Allowed Overshoot During Transitions for 1.0 V I/O in HSIO Bank</i> <i>Maximum Allowed Overshoot During Transitions for 1.3 V I/O in HSIO Bank</i> Updated the <i>D-Series FPGAs Recommended Operating Conditions</i> table. <ul style="list-style-type: none"> Updated $V_{CCIO_PIO_SDM}$ specifications. Updated the symbol from $V_{CCLHPS_ADC_SDM}$ to $V_{CCL_ADC_SDM}$ and updated description. Updated V_{CCIO_PIO} specifications and footnote. Updated V_I specifications and footnote. Added V_O specifications for $V_{CCIO_PIO} = 1.0$ V. Updated t_{RAMP} footnote. Updated the <i>E-Series FPGAs Recommended Operating Conditions</i> table. <ul style="list-style-type: none"> Updated -6L to -6X speed grade. Updated V_{CCH_SDM}, $V_{CCIO_PIO_SDM}$, and $V_{CC_IO_SDM}$ specifications. Updated the symbol from $V_{CCLHPS_ADC_SDM}$ to $V_{CCL_ADC_SDM}$ and updated description. Updated V_{CCIO_PIO} specifications and footnote. Updated V_I specifications and footnote. Added V_O specifications for $V_{CCIO_PIO} = 1.0$ V. Updated t_{RAMP} footnote. Added footnote to maximum value column in the <i>D-Series FPGAs GTS Transceiver Power Supply Operating Conditions</i> table. Updated the <i>E-Series FPGAs GTS Transceiver Power Supply Operating Conditions</i> table. <ul style="list-style-type: none"> Added footnote to maximum value column. Updated -6L to -6X speed grade.

continued...



Document Version	Changes
	<ul style="list-style-type: none"> Updated the <i>HSIO OCT Calibration Accuracy Specifications</i> table. <ul style="list-style-type: none"> Removed 50-Ω R_S specification. Added footnote to R_S and R_T. Removed DPHY11 I/O standards support. Updated the <i>HSIO OCT Without Calibration Resistance Tolerance Specifications</i> table. <ul style="list-style-type: none"> Added 34-Ω and 40-Ω R_S specifications for 1.0 V LVCMOS and 1.3 V LVCMOS I/O standards. Added footnote to R_S and R_T. Added specifications for $V_{CCIO_PIO} = 1.0 \pm 5\%$ and $V_{CCIO_PIO} = 1.3 \pm 5\%$ in the <i>HSIO Internal Weak Pull-Up Resistor</i> table. Updated I_I and I_{OZ} specifications for $V_I = 0$ V to $V_{CCIO_HVIO} = 2.5$ V in the <i>HVIO I/O Pin Leakage Current</i> table. Updated C_{IO} specification in the <i>HVIO Pin Capacitance</i> table. Updated V_{HYS} specification for $V_{CCIO_HVIO} = 3.3$ V in the <i>HVIO Hysteresis Specifications for Schmitt Trigger Input</i> table. Added specifications for 1.0 V LVCMOS and 1.3 V LVCMOS I/O standards in the <i>HSIO Single-Ended I/O Standards Specifications</i> table. Updated POD11 and POD12 specifications in the <i>HSIO Single-Ended SSTL, HSTL, HSUL, and POD I/O Reference Voltage Specifications</i> table. Updated LVSTL11, LVSTL105, and LVSTL700 specifications in the <i>HSIO Single-Ended LVSTL I/O Standards Specifications</i> table. Added footnote to SSTL-12, HSTL-12, and HSUL-12 in the <i>HSIO Differential SSTL, HSTL, and HSUL I/O Standards Specifications</i> table. Updated POD11 and POD12 specifications in the <i>HSIO Differential POD I/O Standards Specifications</i> table. Updated LVSTL11, LVSTL105, and LVSTL700 specifications in the <i>HSIO Differential LVSTL I/O Standards Specifications</i> table. Updated f_{IN} specifications in the <i>D-Series FPGAs I/O PLL Specifications</i> table. Updated the <i>E-Series FPGAs I/O PLL Specifications</i> table. <ul style="list-style-type: none"> Updated f_{IN} specifications. Updated -6L to -6X speed grade. Updated Fixed-point complex multiplication mode to Fixed-point 18 x 19 complex multiplication mode in the <i>D-Series FPGAs DSP Block Performance Specifications for Multiple DSP Blocks</i> table. Updated -6L to -6X speed grade in the <i>E-Series FPGAs DSP Block Performance Specifications for Single DSP Block</i> table. Updated the <i>E-Series FPGAs DSP Block Performance Specifications for Multiple DSP Blocks</i> table. <ul style="list-style-type: none"> Updated -6L to -6X speed grade. Updated Fixed-point complex multiplication mode to Fixed-point 18 x 19 complex multiplication mode. Updated -6L to -6X speed grade in the <i>E-Series FPGAs Memory Block Performance Specifications</i> table. Updated the <i>Voltage Sensor Specifications</i> table. <ul style="list-style-type: none"> Added external reference voltage specifications. Updated footnote to voltage sensor accuracy, V_{in}. Split the <i>LVDS SERDES Specifications</i> table into the following tables and updated specifications: <ul style="list-style-type: none"> <i>D-Series and E-Series Device Group A FPGAs LVDS SERDES Specifications</i> <i>E-Series Device Group B FPGAs LVDS SERDES Specifications</i> Removed $T_{PP-JITTER-TOLERANCE}$ specifications in the <i>System PLL Reference Clock (Using HVIO) Specifications</i> table.

continued...

Document Version	Changes
	<ul style="list-style-type: none"> Updated the <i>Electrical Compliance List</i> table. <ul style="list-style-type: none"> Updated specification for IEEE 802.3by 111/110 and CPRI V7.0. Added footnote to PCIe BASE 4.0 / PIPE 4.4.1 specification. Updated specification/clause and protocol for USB. Removed the following RMII content: <ul style="list-style-type: none"> <i>Reduced Media Independent Interface (RMII) Clock Timing Requirements</i> table <i>RMII TX Timing Requirements</i> table <i>RMII TX Timing Diagram</i> <i>RMII RX Timing Requirements</i> table <i>RMII RX Timing Diagram</i> Removed ONFI 3.x, INFI 4.x, NV-DDR2, and NV-DDR3 in the table description of the following tables: <ul style="list-style-type: none"> <i>HPS NAND SDR Timing Requirements</i> <i>HPS NAND DDR Timing Requirements</i> Updated t_{JCP}, t_{JCH}, t_{JCL}, t_{JPSU} (TMS), t_{JPH}, t_{JPCO}, t_{JPZX}, and t_{JPXZ} specifications in the <i>JTAG Timing Parameters and Values</i> table. Updated t_{ACKH}, t_{ACKL}, t_{ACKP}, t_{ADSU}, t_{ADH}, and t_{AVSU} specifications in the <i>Avalon Streaming Timing Parameters for ×8 and ×16 Configurations</i> table. Updated the <i>Programmable IOE Delay Specifications</i> table. <ul style="list-style-type: none"> Added specifications for Output Enable Delay Chain (OUTPUT_EENABLE_DELAY_CHAIN). Updated -6L to -6X speed grade.
2023.03.27	Initial release.