

# LVDS SERDES User Guide

---

## Agilex<sup>TM</sup> 5 FPGAs and SoCs

Updated for Quartus® Prime Design Suite: **25.1.1**



**Online Version**



**Send Feedback**

**813929**

**2025.08.11**

## Contents

<b>1. Agilex™ 5 LVDS SERDES Overview.....</b>	<b>4</b>
1.1. LVDS SERDES Usage Modes.....	5
<b>2. Agilex 5 LVDS SERDES Architecture.....</b>	<b>6</b>
2.1. Agilex 5 HSIO Banks, SERDES, and DPA Locations.....	6
2.2. SERDES Blocks, Modes, and Clock Domains.....	8
<b>3. Agilex 5 LVDS SERDES Transmitter.....</b>	<b>9</b>
3.1. LVDS SERDES Transmitter Blocks.....	9
3.2. Serializer.....	10
3.2.1. Serializer Bypass for DDR and SDR Operations.....	10
3.2.2. Differential I/O Bit Position.....	11
3.3. Clocking the Differential Transmitters.....	12
3.3.1. Transmitter Output Clock Parameters Settings.....	12
<b>4. Agilex 5 LVDS SERDES Receiver.....</b>	<b>14</b>
4.1. LVDS SERDES Receiver Blocks.....	14
4.1.1. Dynamic Phase Alignment Block.....	15
4.1.2. Synchronizer (DPA FIFO).....	16
4.1.3. Data Realignment Block (Bit Slip).....	17
4.1.4. Deserializer.....	18
4.2. Clocking the LVDS SERDES Receivers.....	19
4.2.1. Receiver Input Clock Parameters Settings for Non-DPA Mode.....	19
4.3. LVDS SERDES Receiver Modes.....	21
4.3.1. Non-DPA Mode.....	21
4.3.2. DPA Mode.....	21
4.3.3. Soft-CDR Mode.....	22
<b>5. Agilex 5 High-Speed LVDS I/O Implementation Guide.....</b>	<b>25</b>
5.1. LVDS SERDES FPGA IP.....	25
5.1.1. Release Information.....	25
5.1.2. LVDS SERDES FPGA IP Features.....	25
5.1.3. LVDS SERDES IP Usage Modes.....	26
5.1.4. Planning the LVDS SERDES Interface.....	27
5.1.5. Generating the LVDS SERDES FPGA IP.....	29
5.1.6. LVDS SERDES FPGA IP Parameter Settings.....	32
5.1.7. LVDS SERDES FPGA IP Signals.....	41
5.2. LVDS Interface with External PLL Mode.....	44
5.2.1. IOPLL IP Signal Interface with LVDS SERDES IP.....	45
5.2.2. IOPLL Parameter Values for External PLL Mode.....	45
5.2.3. Connection between IOPLL IP and LVDS SERDES IP in External PLL Mode.....	48
5.3. LVDS SERDES IP Initialization and Reset.....	50
5.3.1. Initializing the LVDS SERDES IP in Non-DPA Mode.....	50
5.3.2. Initializing the LVDS SERDES IP in DPA Mode.....	50
5.3.3. Resetting the DPA.....	51
5.3.4. Word Boundaries Alignment.....	51

<b>6. Agilex 5 LVDS SERDES Timing.....</b>	<b>53</b>
6.1. LVDS SERDES FPGA IP Timing.....	53
6.1.1. I/O Timing Analysis.....	54
6.1.2. FPGA Timing Analysis.....	55
6.1.3. Timing Analysis for the External PLL Mode.....	55
6.2. LVDS SERDES Source-Synchronous Timing Budget.....	55
6.2.1. Transmitter Channel-to-Channel Skew.....	55
6.2.2. Receiver Skew Margin.....	56
<b>7. LVDS SERDES FPGA IP Design Examples.....</b>	<b>58</b>
7.1. LVDS SERDES IP Synthesizable Quartus Prime Design Examples.....	58
7.2. LVDS SERDES IP Simulation Design Example.....	59
<b>8. Agilex 5 LVDS SERDES Design Guidelines.....</b>	<b>61</b>
8.1. Use PLLs in Integer PLL Mode for LVDS SERDES.....	61
8.2. Use High-Speed Clock from PLL to Clock SERDES Only.....	61
8.3. Pin Placement for Differential Channels.....	61
8.3.1. I/O PLLs Driving LVDS SERDES Transmitter and Receiver Channels.....	62
8.3.2. Placement Restrictions for True Differential and Single-Ended I/O Standards in the Same or Adjacent HSIO Bank.....	64
8.4. SERDES Pin Pairs for Soft-CDR Mode.....	66
8.5. Placing LVDS SERDES Transmitters and Receivers with External PLL.....	67
8.6. Sharing LVDS SERDES I/O Lane with Other IPs.....	68
<b>9. Agilex 5 LVDS SERDES Troubleshooting Guidelines.....</b>	<b>69</b>
<b>10. LVDS SERDES User Guide: Agilex 5 FPGAs and SoCs Archives.....</b>	<b>70</b>
<b>11. Document Revision History for the LVDS SERDES User Guide: Agilex 5 FPGAs and SoCs.....</b>	<b>71</b>

## 1. Agilex™ 5 LVDS SERDES Overview

---

The Agilex™ 5 I/O system includes four types of I/O interfaces—high-speed I/O (HSIO), high-voltage I/O (HVIO), Secure Device Manager (SDM) I/O, and Hard Processor System (HPS) I/O. Each I/O interface caters to different interfacing requirements.

Agilex 5 devices support LVDS serializer/deserializer (SERDES) through the True Differential Signaling I/Os in the HSIO banks. The true differential I/Os are capable of supporting LVDS interfaces, including subsets such as:

- RSDS
- Mini-LVDS
- SLVS
- Any I/O standards using equivalent electrical specifications

Agilex 5 devices support SERDES in all HSIO banks with the following features:

- Configurable transmitter or receiver on all I/O pins
- Serialize and deserialize functions up to 1.6 Gbps.
- Clock data recovery (CDR) function on specific differential channel
- Configurable 100  $\Omega$  differential on-chip termination (OCT  $R_D$ )
- Serialize or deserialize factors of 4 and 8<sup>(1)</sup>
- I/O standards support for the LVDS SERDES:
  - ☐ Transmitter—True Differential Signaling I/O standard at 1.3 V
  - ☐ Receiver:
    - DPA mode—True Differential Signaling and SLVS-400 I/O standards
    - Non-DPA mode—True Differential Signaling I/O standard only

### Related Information

- [General-Purpose I/O User Guide: Agilex 5 FPGAs and SoCs](#)  
Provides more information about the HSIO, HVIO, HPS, and SDM I/Os.
- [Supported I/O Standards for HSIO Banks, General-Purpose I/O User Guide: Agilex 5 FPGAs and SoCs](#)
- [Agilex 5 FPGAs and SoCs Device Data Sheet](#)  
Provides more information for the LVDS SERDES FPGA IP specifications.

---

<sup>(1)</sup> Serialization factor of 8 is available only in Agilex 5 FPGAs production devices.

- [LVDS SERDES User Guide: Agilex 5 FPGAs and SoCs](#)  
Get the latest and previous versions of this user guide. If an IP or software version is not listed, the user guide for the previous IP or software version applies.

## 1.1. LVDS SERDES Usage Modes

You can use the Agilex 5 LVDS SERDES through the LVDS SERDES FPGA IP. The LVDS SERDES IP supports four SERDES functional modes.

**Table 1. Summary of the Agilex 5 LVDS SERDES Usage Modes**

All usage modes in this table support SERDES factors of 4 and 8.

Functional Mode	Description
Transmitter (TX)	<ul style="list-style-type: none"> <li>• The SERDES block acts as a serializer.</li> <li>• A PLL generates these signals: <ul style="list-style-type: none"> <li><input type="checkbox"/> <code>fast_clock</code></li> <li><input type="checkbox"/> <code>load_enable</code></li> </ul> </li> </ul>
Non-DPA receiver (RX Non-DPA)	<ul style="list-style-type: none"> <li>• The SERDES block acts as a deserializer that bypasses the DPA and DPA-FIFO.</li> <li>• A PLL generates the <code>fast_clock</code> signal.</li> <li>• The SERDES captures the incoming data at the bit slip with the <code>fast_clock</code> signal. Therefore, you must ensure the correct clock-data alignment.</li> </ul>
DPA-FIFO receiver (RX DPA-FIFO)	<ul style="list-style-type: none"> <li>• The SERDES block acts as a deserializer that uses the DPA block.</li> <li>• The DPA block uses a set of eight DPA clocks to select the optimal phase for sampling data. <ul style="list-style-type: none"> <li><input type="checkbox"/> The DPA clocks run at the <code>fast_clock</code> frequency with each clock phase-shifted 45° apart.</li> <li><input type="checkbox"/> The DPA-FIFO, a circular buffer, samples the incoming data with the selected DPA clock and forwards the data to LVDS clock domain.</li> <li><input type="checkbox"/> The bit slip circuitry then samples the data and inserts latencies to realign the data to match the desired word boundary of the deserialized data.</li> </ul> </li> </ul>
Soft-CDR receiver (RX Soft-CDR)	<ul style="list-style-type: none"> <li>• The LVDS SERDES IP forwards these clocks: <ul style="list-style-type: none"> <li><input type="checkbox"/> The optimal DPA clock (<code>DPACLK</code>) into the LVDS clock domain as the <code>fast_clock</code> signal.</li> <li><input type="checkbox"/> The <code>rx_divfwdclk</code>, produced by the local clock generator, to the device core.</li> </ul> </li> <li>• Each bank has only 12 soft-CDR channels available. Refer to the device pin-out files to determine which pin pairs can support soft-CDR channels in each bank.</li> </ul>

### Related Information

#### Agilex 5 Device Pin-Out Files

Each device pinout file lists the available GPIO banks for each package, the GPIO banks shared with the HPS and SDM, the DQ groups, the pin functions, and the pin locations.

## 2. Agilex 5 LVDS SERDES Architecture

Each HSIO bank in Agilex 5 devices consists of two sub-banks. Each sub-bank contains its own  $V_{CCIO\_PIO}$ , PLL, dynamic phase alignment (DPA), and SERDES circuitry blocks.

You can configure each SERDES channel as a transmitter or a receiver.

**Table 2. Differential Pairs and Channel Mode Support in Each Bank and Sub-Bank**

This table lists the number of SERDES channels supported. Refer to the device pin-out files for the exact location of the SERDES and Soft-CDR pins.

Total Transmitter or Receiver Pairs Per Bank	Channel Mode	Maximum Pairs Per Sub-Bank	
		Top Index Sub-Bank	Bottom Index Sub-Bank
47 <sup>(2)</sup>	Transmitter	24	24
	DPA	24	24
	Non-DPA	24	24
	Soft-CDR	4	8

### Related Information

- [Agilex 5 Device Pin-Out Files](#)  
 Each device pinout file lists the available GPIO banks for each package, the GPIO banks shared with the HPS and SDM, the DQ groups, the pin functions, and the pin locations.
- [I/O PLLs Driving LVDS SERDES Transmitter and Receiver Channels](#) on page 62


### 2.1. Agilex 5 HSIO Banks, SERDES, and DPA Locations

The HSIO banks are located at the top and bottom I/O bank rows.

<sup>(2)</sup> One LVDS SERDES pair is used for the reference clock.

**Figure 1. Agilex 5 HSIO Bank Structure (Die Top View)**

This figure shows the HSIO bank structure of the Agilex 5 device. The figure shows the view of the die as shown in the Quartus® Prime **Chip Planner**. In the **Pin Planner**, this corresponds to the "Bottom View". Different device packages have different number of HSIO banks. Refer to the device pin-out files for available HSIO banks and the locations of the HPS shared HSIO banks for each device package.



### Related Information


#### Agilex 5 Device Pin-Out Files

Each device pinout file lists the available GPIO banks for each package, the GPIO banks shared with the HPS and SDM, the DQ groups, the pin functions, and the pin locations.

## 2.2. SERDES Blocks, Modes, and Clock Domains

**Figure 2. SERDES Circuitry**

This figure shows a transmitter and receiver block diagram for the SERDES circuitry with the interface signals of the transmitter and receiver data paths. The figure shows a transmitter and a receiver sharing an I/O PLL as they are in the same sub-bank and using the same I/O PLL resource. In single data rate (SDR) and double data rate (DDR) modes, the data widths are 1 and 2 bits, respectively.



**Table 3. Supported Modes, Blocks, and Clocks for the Data Paths**

Data Path	Mode	Block	Clock Domain
Transmitter	<b>TX</b>	Serializer	SERDES clock domain
Receiver	<b>DPA-FIFO</b>	DPA	DPA clock domain
		Synchronizer	DPA-SERDES clock domain crossing
		Bit Slip	SERDES clock domain
		Deserializer	SERDES clock domain
	<b>Non-DPA</b>	DPA	Not used
		Synchronizer	Not used
		Bit Slip	SERDES clock domain
		Deserializer	SERDES clock domain
	<b>Soft-CDR</b>	DPA	DPA clock domain
		Bit Slip	DPA clock domain
		Deserializer	DPA clock domain



## 3. Agilex 5 LVDS SERDES Transmitter

The Agilex 5 LVDS SERDES transmitters are dedicated circuitries.

Each dedicated transmitter circuitry consists of:

- A transmitter buffer
- A serializer
- PLL shared with other SERDES within the same I/O bank


**Table 4. Dedicated Circuitry and Features of the LVDS SERDES Transmitter**

Dedicated Circuitry / Feature	Description
Differential I/O buffer	Supports True Differential Signaling I/O standard (at 1.3 V $V_{CCIO\_PIO}$ only), which is compatible with LVDS, RSDS, SLVS, and Mini-LVDS.
Serializer <sup>(3)</sup>	4-bit or 8-bit <sup>(4)</sup> wide serializer
Phase-locked loops (PLLs)	Clocks the registers
Programmable $V_{OD}$	Adjusts the output voltage swing
Programmable pre-emphasis	Boosts output current

### 3.1. LVDS SERDES Transmitter Blocks

In the Agilex 5 LVDS SERDES transmitter, the serializer receives up to 8 bits<sup>(4)</sup> wide parallel data from the FPGA fabric.

**Figure 3. LVDS SERDES Transmitter**



<sup>(3)</sup> Serialization factors of 1 and 2 are supported through the GPIO FPGA IP.

<sup>(4)</sup> Serialization factor of 8 is available only in Agilex 5 FPGAs production devices.

- The serializer clocks the data into the registers and serializes the data using a multiplexer.
- The I/O PLL that drives the data to the differential buffer clocks the shift registers.
- The multiplexer transmits the MSB of the parallel data first.


**Note:** The PLL that drives the SERDES channel must operate in integer PLL mode.

## 3.2. Serializer

The serializer contains a set of registers that captures the parallel data from the core using the LVDS fast clock. The registers then transfers the data to the serializer block. The MSB of the serializer feeds the LVDS SERDES output buffer. Consequently, higher order bits precede lower order bits in the output bitstream.

**Figure 4. LVDS SERDES x8 Serializer Bit Position**

This figure shows the waveforms specific to the serialization factor of 8. These are functional waveforms and do not convey timing information.



**Table 5. LVDS SERDES Serializer Signals**

Signal	Description
tx_in[7:0]	Data for serialization (Supported serialization factors: 4 and 8 <sup>(5)</sup> )
fast_clock	Clock for the serializer
tx_out	LVDS SERDES output data stream


### 3.2.1. Serializer Bypass for DDR and SDR Operations

The I/O element (IOE) contains two data output registers. Each data output register can operate in double data rate (DDR) or single data rate (SDR) mode. Use the GPIO FPGA IP to bypass the serializer and operate in DDR and SDR modes.

<sup>(5)</sup> Serialization factor of 8 is available only in Agilex 5 FPGAs production devices.

**Figure 5. Serializer Bypass**

This figure shows the serializer bypass path.

**Table 6. SDR and DDR Transmitter Modes**

Mode	Description
SDR (×1)	<ul style="list-style-type: none"> <li>The IOE data width is 1 bit.</li> <li>Serialization factor of 1.</li> <li>Registered output path requires a clock.</li> <li>Data is passed directly through the IOE.</li> </ul>
DDR (×2)	<ul style="list-style-type: none"> <li>The IOE data width is 2 bits.</li> <li>Serialization factor of 2.</li> <li>The GPIO IP requires a clock.</li> <li>tx_inclock clocks the IOE register.</li> </ul>

### Related Information

[GPIO FPGA IP, General-Purpose I/O User Guide: Agilex 5 FPGAs and SoCs](#)

## 3.2.2. Differential I/O Bit Position

**Table 7. Differential Bit Naming**

This table lists the differential bit naming conventions for 12 differential channels. The MSB and LSB positions increase with the number of channels a system uses.

Transmitter Channel Data Number	Internal 8-Bit Parallel Data	
	MSB Position	LSB Position
1	7	0
2	15	8
3	23	16
4	31	24
5	39	32
6	47	40
7	55	48
8	63	56
9	71	64
continued...		


Transmitter Channel Data Number	Internal 8-Bit Parallel Data	
	MSB Position	LSB Position
10	79	72
11	87	80
12	95	88

### 3.3. Clocking the Differential Transmitters

The I/O PLL generates the `fast_clock` signal. The `fast_clock` signal clocks the load enable and shift registers, and runs at the serial data rate.

You can configure any Agilex 5 LVDS SERDES transmitter data channel to generate a source-synchronous transmitter clock output. This allows placement of the output clock near the data outputs to simplify board layout and reduce clock-to-data skew.

**Figure 6. Transmitter in Clock Output**



Different applications often require specific clock-to-data alignments or specific data-rate-to-clock-rate factors. You can specify these settings statically in the LVDS SERDES FPGA IP parameter editor:

- The transmitter can output a clock signal at the same rate as the data with a maximum output clock frequency supported by the device speed grade.
- You can divide the output clock by a factor of 4 or 8, depending on the serialization factor.
- You can set the phase of the clock in relation to the data at 0° (edge-aligned) or 180° (center-aligned). The I/O PLLs provide additional support for other phase shifts in 45° increments.

#### 3.3.1. Transmitter Output Clock Parameters Settings

You can refer to the **Clock Resource Summary** tab in the LVDS SERDES IP parameter editor for information about configuring and connecting an external PLL to the LVDS SERDES IP.

The **Clock Resource Summary** tab lists the required settings you need for the IOPLL FPGA IP:

- Frequencies, phase shifts, and duty cycles of the required clocks
- Instructions for connections and the compensation mode

You can specify the relationship of `tx_outclock` to the `tx_out` data using these parameters:


- **Desired `tx_outclock` phase shift (degrees)**
- **`Tx_outclock` division factor**

The parameters set the phase and frequency of the `tx_outclock` based on the `fast_clock`, which operates at the serial data rate. You can set the `tx_outclock` frequency by selecting the available division factors.

### 3.3.1.1. Edge-Aligned `tx_outclock` to `tx_out`

For rising `tx_outclock` edge-aligned to the MSB of the serial data on `tx_out`, specify a  $0^\circ$  phase shift.


**Figure 7.  $0^\circ$  Edge Aligned `tx_outclock` x8 Serializer Waveform with a Division Factor of 8**



### 3.3.1.2. Center-Aligned `tx_outclock` to `tx_out`

To specify a center-aligned relationship between `tx_outclock` and the MSB of the serial data on `tx_out`, specify a  $180^\circ$  phase shift.


**Figure 8.  $180^\circ$  Center Aligned `tx_outclock` x8 Serializer Waveform with a Division Factor of 8**



- Phase shift values from  $0^\circ$  to  $315^\circ$  position the rising edge of `tx_outclock` within the MSB of the `tx_out` data.
- Phase shift values starting from  $360^\circ$  position the rising edge of `tx_outclock` in serial bits after the MSB. For example, a  $540^\circ$  phase shift positions the rising edge in the center of the bit after the MSB.

**Figure 9.  $180^\circ$  Center Aligned `tx_outclock` x8 Serializer Waveform with Division Factor of 2**

This figure shows a x8 serialization factor using a  $180^\circ$  phase shift with a `tx_outclock` division factor of 2 (DDR clock and data relationship).



## 4. Agilex 5 LVDS SERDES Receiver

The Agilex 5 LVDS SERDES receivers are dedicated circuitries.

**Table 8. Dedicated Circuitry and Features of the LVDS SERDES Receiver**


Dedicated Circuitry / Feature	Description
Differential I/O buffer	Supports I/O standards compatible with LVDS, RSDS, SLVS, Mini-LVDS, and LVPECL: <ul style="list-style-type: none"> <li>DPA mode—True Differential Signaling and SLVS-400 I/O standards</li> <li>Non-DPA mode—True Differential Signaling I/O standard only</li> </ul>
Phase-locked loops (PLLs)	Generates different phases of a clock for data synchronizer
Data realignment (bit slip)	Inserts bit latencies into serial data
Dynamic phase alignment (DPA)	Chooses a phase closest to the phase of the serial data
Synchronizer (FIFO buffer)	Compensate for phase differences between the data and the receiver's input reference clock
On-chip termination (OCT)	100 $\Omega$ in True Differential Signaling I/O standards

### 4.1. LVDS SERDES Receiver Blocks

The True Differential Signaling buffers can interface with LVDS, mini-LVDS, RSDS, and LVPECL compatible signaling. You can statically set the I/O standard of the receiver pins to True Differential Signaling in the Quartus Prime Assignment Editor, Pin Planner, or .qsf file.

**Figure 10. Receiver Block Diagram**

This figure shows the hardware blocks of the receiver. In SDR and DDR modes, the data width from the IOE is 1 and 2 bits, respectively. The deserializer includes shift registers and parallel load registers, and sends a maximum of 8 bits to the internal logic.



**Note:** You do not need a PLL if you bypass the deserializer

#### 4.1.1. Dynamic Phase Alignment Block


The DPA block receives high-speed serial data from the differential input buffer. To sample the data, the DPA block selects one of the eight phases generated by the I/O PLLs.

The DPA block selects a phase closest to the phase of the serial data. The maximum phase offset between the received data and the selected phase is  $\frac{1}{8}$  unit interval (UI)<sup>(6)</sup>, which is the maximum quantization error of the DPA. The eight phases of the clock divide equally, offering a 45° resolution.

<sup>(6)</sup> The unit interval is the period of the clock running at the serial data rate (fast clock).

**Figure 11. DPA Clock Phase to Serial Data Timing Relationship**

This figure shows the possible phase relationships between the DPA clocks and the incoming serial data.



The DPA block continuously monitors the phase of the incoming serial data and selects a new clock phase when required. To prevent the DPA from selecting a new clock phase, assert the optional `rx_dpa_hold` signal available for each channel.

The DPA circuitry does not require a fixed training pattern to lock to the optimum phase out of the eight phases. After reset or power up, the DPA circuitry requires transitions on the received data to lock to the optimum phase. The optional `rx_dpa_locked` output signal indicates an initial DPA lock condition to the optimum phase after power up or reset. To validate the data, use data checkers such as a cyclic redundancy check (CRC) or diagonal interleaved parity (DIP-4).

The independent `rx_dpa_reset` reset signal resets the DPA circuitry. After a reset, retrain the DPA circuitry.

**Note:** The receiver bypasses the DPA block in the non-DPA receiver mode.

#### 4.1.2. Synchronizer (DPA FIFO)

The synchronizer is a 1-bit wide and 6-bit deep FIFO buffer that compensates for the phase difference between `dpa_fast_clock` from the DPA block and the `fast_clock` that the I/O PLLs produce.

The synchronizer can compensate only for phase differences, not frequency differences, between the data and the input reference clock of the receiver.

The optional `rx_fifo_reset` signal resets the synchronizer. The synchronizer resets automatically when the DPA block first locks to the incoming data. If your data checker indicates corrupt received data, use `rx_fifo_reset` to reset the synchronizer.

**Note:** The receiver bypasses the synchronizer circuit in non-DPA and soft-CDR modes.



### 4.1.3. Data Realignment Block (Bit Slip)

Skew in the transmitted data, along with skew added by the link, causes channel-to-channel skew on the received serial data streams. If you enable the DPA, the received data is captured with different clock phases on each channel. This difference may cause misalignment of the received data from channel to channel.

To compensate for the channel-to-channel skew and establish the correct received word boundary at each channel, each receiver channel has a dedicated data realignment circuit that realigns the data by inserting bit latencies into the serial stream.

The optional `rx_bitslip_ctrl` signal controls the bit insertion of each receiver that is independently controlled from the internal logic. The data slips one bit on the rising edge of `rx_bitslip_ctrl`.


The `rx_bitslip_ctrl` signal has the following requirements:

- The minimum pulse width is one period of the parallel clock in the logic array.
- The minimum low time between pulses is one period of the parallel clock.
- The signal is an edge-triggered signal.
- The valid data is available six parallel clock cycles after the rising edge of `rx_bitslip_ctrl`.

The MSB from the serial data is not the MSB of the parallel data. You can use the bit slip to set the proper word boundary on the parallel data.

**Figure 12. Data Realignment Timing**


This figure shows the receiver output (`rx_out`) signal after a 1-bit slip pulse with the deserialization factor of 4.



The bit slip rollover value of the data realignment circuit is set to the deserialization factor. An optional `rx_bitslip_max` status signal, available to the FPGA fabric from each channel, indicates arrival to the preset rollover point.

**Figure 13. Receiver Data Realignment Rollover**

This figure shows a preset value of 4-bit cycles before the rollover occurs. The `rx_bitslip_max` signal pulses for one `coreclock` cycle to indicate that rollover has occurred.



#### 4.1.4. Deserializer

The deserializer includes shift registers and parallel load registers. The deserializer sends a maximum of 8 bits to the internal logic. You can statically set the deserialization factor from  $\times 4$  to  $\times 8$  in the LVDS SERDES FPGA IP parameter editor.

The I/O element (IOE) contains two data input registers. Each data input register can operate in double data rate (DDR) or single data rate (SDR) mode. Use the GPIO FPGA IP to bypass the serializer and operate in DDR and SDR modes.

If you bypass the deserializer, you cannot use the DPA block and data realignment circuit.

**Figure 14. Deserializer Bypass**

This figure shows the deserializer bypass path.




Table 9. SDR and DDR Receiver Modes

Mode	Description
SDR (×1)	<ul style="list-style-type: none"> <li>The IOE data width is 1 bit.</li> <li>Deserialization factor of 1.</li> <li>Registered input path requires a clock.</li> <li>Data is passed directly through the IOE.</li> </ul>
DDR (×2)	<ul style="list-style-type: none"> <li>The IOE data width is 2 bits.</li> <li>Deserialization factor of 2.</li> <li>The GPIO IP requires a clock.</li> <li><code>rx_inclock</code> clocks the IOE register. The clock must be synchronous to <code>rx_in</code>.</li> <li>You must control the data-to-clock skew.</li> </ul>

## 4.2. Clocking the LVDS SERDES Receivers

The I/O PLL receives the external clock input and generates different phases of the same clock. The DPA block automatically selects one of the clocks from the I/O PLL and aligns the incoming data on each channel.

The synchronizer circuit compensates for any phase difference between the DPA clock and the data realignment block. When necessary, the data realignment circuitry, which you control, inserts a single or multiple bits of latency in the serial bit stream to align the data to the word boundary.

The physical medium connecting the transmitter and receiver SERDES channels may introduce skew between the serial data and the source-synchronous clock. The instantaneous skew between each SERDES channel and the clock also varies with the jitter on the data and clock signals as seen by the receiver.

The different modes provide different options to compensate the skew between the source synchronous or reference clock, and the serial data:

- Non-DPA mode—you can statically select the optimal phase between the source synchronous clock and the received serial data.
- DPA mode—the DPA circuitry automatically selects the best phase between the source synchronous clock and the received serial data.
- Soft-CDR mode—provides opportunities for synchronous and asynchronous applications for chip-to-chip and short reach board-to-board applications for SGMII protocols.

**Note:** Only the non-DPA mode requires manual skew adjustment.

### 4.2.1. Receiver Input Clock Parameters Settings for Non-DPA Mode

To sample the source-synchronous data using the SERDES receiver in non-DPA mode, specify the phase relationship between the `inclock` signal and the `rx_in` data.

You can specify the `inclock` to `rx_in` phase relationship value in the **Desired receiver inclock phase shift (degrees)** parameter setting.

The phase relationship value must be evenly divisible by 45. If the value is not divisible by 45, the actual phase shift appears in the **Actual receiver inclock phase shift (degrees)** parameter setting.


### Related Information

LVDS SERDES FPGA IP Receiver Settings on page 39

#### 4.2.1.1. Edge-Aligned inclock to rx\_in

For rising inclock edge-aligned to the rx\_in data, specify 0° as the desired receiver clock phase shift. Specifying 0° phase shift sets the PLL with the required phase shift from fast\_clock to center it at the SERDES receiver.

**Figure 15. 0° Edge-Aligned inclock x8 Deserializer Waveform with a Single Rate Clock**



The phase shift you specify is relative to the fast\_clock, which operates at the serial data rate. Use phase shift values between 0° and 360° to specify the rising edge of the inclock within a single bit period. If you specify phase shift values greater than 360°, the MSB location within the parallel data changes.

#### Equation 1. Maximum Phase Shift Value

This equation determines the maximum phase shift value.


$$(\text{Number of fast\_clock periods per inclock period} \times 360) - 1$$

**Note:** By default, the MSB from the serial data is not the MSB of the parallel data. You can use the bit slip to set the proper word boundary on the parallel data.

#### 4.2.1.2. Center-Aligned inclock to rx\_in


To specify a center-aligned relationship between inclock and rx\_in, specify a 180° phase shift.

**Figure 16. 180° Center-Aligned inclock x8 Deserializer Waveform with a Single Rate Clock**



The inclock to rx\_in phase shift relationship you specify is independent of the inclock frequency.

To specify a center-aligned DDR inclock to rx\_in relationship, specify a 180° phase shift.

**Figure 17. 180° Center Aligned inclock xx8 Deserializer Waveform with a DDR Clock**

### 4.3. LVDS SERDES Receiver Modes


Agilex 5 devices support three receiver modes.

- Non-DPA mode
- DPA mode
- Soft-CDR mode

#### 4.3.1. Non-DPA Mode

The non-DPA mode disables the DPA and synchronizer blocks. The receiver registers the input serial data at the rising edge of the serial `fast_clock` clock.

The I/O PLL generates the `fast_clock` clock signal. The `fast_clock` signal clocks the data realignment and deserializer blocks.

**Figure 18. Receiver Data Path Block Diagram—Non-DPA Mode**

#### 4.3.2. DPA Mode

The DPA block selects the best possible `dpa_fast_clock` from the eight fast clock signals generated by the I/O PLL.


The receiver uses these serial clock signals for the following functions:

- `dpa_fast_clock`— writing serial data into the synchronizer
- `fast_clock`—reading serial data from the synchronizer, data realignment, and deserializer blocks

In DPA mode, the DPA FIFO synchronizes the retimed data to the LVDS SERDES clock domain. The DPA clock may shift the phase during the initial lock period. To avoid data run-through conditions caused by the FIFO write pointer creeping up to the read pointer, hold the FIFO in reset state until the DPA locks.

**Figure 19. Receiver Data Path Block Diagram—DPA Mode**


In this figure, all the receiver hardware blocks are active.



**Note:** In DPA mode, you can place receiver channels of a SERDES instance in both I/O sub-banks. However, you must drive the channels in each sub-bank with different PLLs.

### 4.3.3. Soft-CDR Mode

The Agilex 5 SERDES channel offers the soft-CDR mode to support the GbE and SGMII protocols. A receiver PLL uses the local clock source for reference.

**Figure 20. Receiver Data Path Block Diagram—Soft-CDR Mode**

In the soft-CDR mode, the synchronizer block is inactive. The DPA circuitry selects an optimal DPA clock phase to sample the data. The receiver uses the selected clock for bit slip operation and deserialization.

Additionally, the DPA block divides the selected DPA clock by the deserialization factor and forwards it as `rx_divfwdclk` together with the deserialized data to the FPGA fabric. The `rx_divfwdclk` clock signal resides in the periphery clock (PCLK) network.

If you use the soft-CDR mode, do not assert the `rx_dpa_reset` signal after the DPA has been trained. The DPA continuously chooses new phase taps from the PLL to track parts per million (PPM) differences between the reference clock and incoming data.

In the soft-CDR mode, the `rx_dpa_locked` signal is invalid because the DPA continuously changes its phase to track PPM differences between the upstream transmitter and the local receiver input reference clocks. However, you can use the `rx_dpa_locked` signal to determine the initial DPA locking conditions that indicate the DPA has selected the optimal phase tap to capture the data. The `rx_dpa_locked` signal deasserts when the receiver operates in the soft-CDR mode. The receiver also forwards the `rx_divfwdclk` parallel clock, generated from the DPA clock, to the FPGA fabric.

**Note:** In the soft-CDR mode, you must place all receiver channels of a SERDES instance in one I/O sub-bank. Refer to the related information for the number of soft-CDR channels supported in each sub-bank. Refer to device pin-out files to identify the locations pin locations that support the soft-CDR mode.

#### Related Information

- [Agilex 5 Device Pin-Out Files](#)  
Each device pinout file lists the available GPIO banks for each package, the GPIO banks shared with the HPS and SDM, the DQ groups, the pin functions, and the pin locations.

- [Agilex 5 LVDS SERDES Architecture](#) on page 6  
Lists the number of channels with soft-CDR support in the top index and bottom index sub-banks.



## 5. Agilex 5 High-Speed LVDS I/O Implementation Guide

You can implement your high-speed LVDS I/O design using the LVDS SERDES FPGA IP in the Quartus Prime software. The software contains tools for you to create and compile your design, and configure your device.

The Quartus Prime software allows you to prepare for device migration, set pin assignments, define placement restrictions, setup timing constraints, and customize the LVDS SERDES IP.

### 5.1. LVDS SERDES FPGA IP

The LVDS SERDES IP configures the serializer/deserializer (SERDES) and dynamic phase alignment (DPA) blocks. The IP also supports LVDS SERDES channel placements, legality checks, and LVDS SERDES channel-related rule checks.

#### 5.1.1. Release Information

Altera® FPGA IP versions match the Quartus Prime Design Suite software versions until v19.1. Starting in Quartus Prime Design Suite software version 19.2, the IP has a new versioning scheme.

The IP version (X.Y.Z) number can change with each Quartus Prime software version. A change in:

- X indicates a major revision of the IP. If you update the Quartus Prime software, you must regenerate the IP.
- Y indicates the IP includes new features. Regenerate your IP to include these new features.
- Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

**Table 10. LVDS SERDES FPGA IP (`intel_lvds`) Current Release Information**

Item	Description
IP version	23.2.0
Quartus Prime	25.1
Release Date	2025.04.07

#### 5.1.2. LVDS SERDES FPGA IP Features

The LVDS SERDES IP includes features for the LVDS SERDES receiver and transmitter. You can use the Quartus Prime parameter editor to configure the LVDS SERDES IP.

The LVDS SERDES IP provides the following features for you to implement your LVDS I/O design:

- Parameterizable data channel widths
- Parameterizable SERDES factors
- Registered input and output ports
- PLL control signals
- Non-DPA mode
- DPA mode
- Soft clock data recovery (CDR) mode

### 5.1.3. LVDS SERDES IP Usage Modes

You can implement four usage modes using the LVDS SERDES IP.

- Transmitter—specify the **Number of TX channels** to generate the IP as a transmitter.
- Non-DPA receiver—specify the **Number of RX channels** and select the **RX Non-DPA** option to generate the IP as non-DPA receiver.
- DPA receiver—specify the **Number of RX channels** and select the **RX DPA-FIFO** option to generate the IP as DPA receiver.
- Soft CDR receiver—specify the **Number of RX channels** and select the **RX Soft-CDR** option to generate the IP as soft-CDR receiver.

Each HSIO bank can support up to 47 pairs of transmitter and receiver combinations.

**Table 11. Supported Usage Modes with Number of IP Instances in an I/O Bank**

This table lists the supported number of LVDS SERDES IP instances based on the usage modes and PLL configurations for one HSIO bank.

Number of Channels	Usage Modes	PLL Configuration	Number of IP Instances	
1–47 <sup>(7)</sup> Maximum of 24 transmitter and receiver channels combination per sub-bank.	Transmitters and receivers	<ul style="list-style-type: none"> <li>• Internal PLL—you can drive both transmitters and receivers of the same data rate in a single LVDS SERDES instance with an internal PLL</li> <li>• External PLL</li> </ul>	Same transmitter and receiver data rate	1
			Different transmitter and receiver data rates	2
1–47 <sup>(7)</sup>	Transmitters	External PLL	1	
		Internal PLL	1	
1–47	Receivers	External PLL	1	
		Internal PLL	1	

**Note:** You must use one of the differential pin pairs for the I/O PLL reference clock.

<sup>(7)</sup> One pair of differential pins is used as `outclock`.

### 5.1.4. Planning the LVDS SERDES Interface

You can let the LVDS SERDES FPGA IP select the LVDS SERDES pins automatically. If you want to customize the pin selections, plan your LVDS SERDES interface before setting up the LVDS SERDES FPGA IP. If you want to use differential and single-ended I/O standards in the same or adjacent bank, you may need to customize the pin selections to adhere to the placement restrictions.

The purpose of the following steps is to identify the location of the pin using the Quartus Prime Pin Planner and Chip Planner tools. Knowing the location of the pins helps you place the LVDS SERDES channel bytes in I/O lanes using the Quartus Prime Interface Planner tool.

1. Plan the interface width, the combination of receiver and transmitter channels, and where to place the pins.
  - An LVDS SERDES interface can span across sub-banks but must be within the same HSIO bank. Refer to the related information for valid and invalid scenarios.
  - The channels of the LVDS SERDES interface can be any differential pin pair combinations within the bank and do not need to be sequential.
  - In each HSIO bank, reserve a pair of pins for the reference clock.
  - Refer to the related information about the placement restrictions for differential pins. The placement restrictions guidelines list the pins using the pin index numbers within the I/O bank.


2. Based on the HSIO bank and pin index numbers you plan to use, refer to the device pin out file to determine the pin names.

*Note:* The following steps are optional but recommended. If you are familiar with the device layout, you can use the Quartus Prime Interface Planner to find the pin location and subsequently the respective I/O lane. You need to run **Analysis & Synthesis** before you can use the Interface Planner. Refer to [HSIO Pin Index Number and Respective Channel Pin Selection](#) on page 35 to determine which pin channel to select based on the pin index number and I/O lane you plan to use.

3. In the Quartus Prime Pin Planner tool, under the **Tasks** window, double-click **Highlight Pins > I/O 12 Lanes**.  
The Pin Planner highlights and color-codes the pins according to the I/O lanes.


4. Using the pin name, locate the pin you want and take note of the I/O lane.  
You need these information later to customize the channel pin selection when setting up the LVDS SERDES IP parameters.

Figure 21. Pin Planner Showing the Pins According to I/O Lanes



5. Right-click the pin, and select **Locate Node ► Locate in Chip Planner**. The Chip Planner displays the full name and coordinate of the pin.
6. Take note of the full name of the pin.  
You need this information later to identify the I/O lane where you want to place the channel byte you select in the **Pin Settings** tab in the LVDS SERDES IP parameter editor.

Figure 22. Chip Planner Showing the Pin Full Name and Coordinate



7. Repeat from step 4 on page 27 for one pin in each I/O lane.  
You only need to locate one pin from each I/O lane.

After completing the procedure, you have a list of pins you want to use and the coordinate of at least one pin in each I/O lane. The pin coordinate helps you to identify its I/O lane in the Quartus Prime Interface Planner.

The next steps are:

- Configure and generate your LVDS SERDES IP.
- Instantiate the LVDS SERDES IP in your design.
- Run **Analysis & Synthesis** on your project.
- Place your LVDS SERDES channel bytes in I/O lanes using the Quartus Prime Interface Planner tool.

### Related Information


- [Generating the LVDS SERDES FPGA IP](#) on page 29
- [LVDS SERDES FPGA IP Pin Settings](#) on page 33
- [HSIO Pin Index Number and Respective Channel Pin Selection](#) on page 35
- [Placing Channel Bytes in I/O Lanes](#) on page 36
- [Placement Restrictions for True Differential and Single-Ended I/O Standards in the Same or Adjacent HSIO Bank](#) on page 64
- [I/O PLLs Driving LVDS SERDES Transmitter and Receiver Channels](#) on page 62  
Shows valid and invalid scenarios of the HSIO bank PLLs driving the transmitter and receiver channels.
- [Fast & Easy I/O System Design with Interface Planner](#)

### 5.1.5. Generating the LVDS SERDES FPGA IP

Using the LVDS SERDES FPGA IP parameter editor, you can customize the IP settings and generate the IP variant files, simulation testbench, and HDL instantiation template.

Before you begin, create or open a Quartus Prime project. You should also plan your LVDS SERDES interface pin placements. Refer to the related information.

**Figure 23. LVDS SERDES FPGA IP Parameter Editor**



1. In the **IP Catalog** window, double-click **LVDS SERDES FPGA IP**. The **Parameter Editor** window appears.
2. Specify a top-level name for your new IP variant and click **Create**. Do not include space and special characters in the name and file path.
3. Set the values in the **General Settings**, **Pin Settings**, **PLL Settings**, **Receiver Settings**, and **Transmitter Settings** tabs.
  - Setting up the **Pin Settings** tab requires you to plan your LVDS SERDES interface in advance. Refer to the related information.
  - The **System Messages** tab displays errors and warning for the parameters settings. Refer to the related information for the valid parameter values.

4. From the **Parameter Editor** menu, select **File ► Save**.  
The parameter editor saves the IP variant settings in the `<your_ip>.ip` file.
5. To generate the IP variant HDL files:
  - a. Click **Generate HDL**.  
The **Generation** window appears.
  - b. Specify the output file generation options and click **Generate**.  
The parameter editor generates the synthesis and simulation files as you specified, and automatically adds the `.ip` file of the variant to your project.
  - c. Click **Close**.
6. To generate a simulation testbench:
  - a. From the **Parameter Editor** menu, select **Generate ► Generate Testbench System**.
  - b. Specify the testbench generation options and click **Generate**.
  - c. Click **Close**.
7. To generate an HDL instantiation template that you can copy and paste into your text editor:
  - a. From the **Parameter Editor** menu, select **Generate ► Show Instantiation Template**.
  - b. Select the **HDL Language**.  
The code template appears in the **Example HDL** box.
  - c. Click **Copy** and then click **Close**.

After generating and instantiating your IP variant, assign appropriate pins to connect the ports.

#### Related Information

- [Planning the LVDS SERDES Interface](#) on page 27
- [LVDS SERDES FPGA IP General Settings](#) on page 33
- [LVDS SERDES FPGA IP Pin Settings](#) on page 33
- [LVDS SERDES FPGA IP PLL Settings](#) on page 39
- [LVDS SERDES FPGA IP Receiver Settings](#) on page 39

#### 5.1.5.1. Altera FPGA IP Generation Output

The Quartus Prime software generates the following output file structure for individual IPs that are not part of a Platform Designer system.

Figure 24. Individual IP Generation Output




Table 12. Output Files of Altera FPGA IP Generation

File Name	Description
<code>&lt;your_ip&gt;.ip</code>	Top-level IP variation file that contains the parameterization of an IP in your project. If the IP variation is part of a Platform Designer system, the parameter editor also generates a <code>.qsys</code> file.
<code>&lt;your_ip&gt;.cmp</code>	The VHDL Component Declaration ( <code>.cmp</code> ) file is a text file that contains local generic and port definitions that you use in VHDL design files.
<code>&lt;your_ip&gt;_generation.rpt</code>	IP or Platform Designer generation log file. Displays a summary of the messages during IP generation.
continued...	

File Name	Description
<your_ip>.qgsimc (Platform Designer systems only)	Simulation caching file that compares the .qsys and .ip files with the current parameterization of the Platform Designer system and IP. This comparison determines if Platform Designer can skip regeneration of the HDL.
<your_ip>.qgsynth (Platform Designer systems only)	Synthesis caching file that compares the .qsys and .ip files with the current parameterization of the Platform Designer system and IP. This comparison determines if Platform Designer can skip regeneration of the HDL.
<your_ip>.csv	Contains information about the upgrade status of the IP component.
<your_ip>.bsf	A symbol representation of the IP variation for use in Block Diagram Files (.bdf).
<your_ip>.spd	Input file that ip-make-simscript requires to generate simulation scripts. The .spd file contains a list of files you generate for simulation, along with information about memories that you initialize.
<your_ip>.ppf	The Pin Planner File (.ppf) stores the port and node assignments for IP components you create for use with the Pin Planner.
<your_ip>_bb.v	Use the Verilog blackbox (_bb.v) file as an empty module declaration for use as a blackbox.
<your_ip>_inst.v or _inst.vhd	HDL example instantiation template. Copy and paste the contents of this file into your HDL file to instantiate the IP variation.
<your_ip>.regmap	If the IP contains register information, the Quartus Prime software generates the .regmap file. The .regmap file describes the register map information of master and slave interfaces. This file complements the .sopcinfo file by providing more detailed register information about the system. This file enables register display views and user customizable statistics in System Console.
<your_ip>.svd	Allows HPS System Debug tools to view the register maps of peripherals that connect to HPS within a Platform Designer system. During synthesis, the Quartus Prime software stores the .svd files for slave interface visible to the System Console masters in the .sof file in the debug session. System Console reads this section, which Platform Designer queries for register map information. For system slaves, Platform Designer accesses the registers by name.
<your_ip>.v <your_ip>.vhd	HDL files that instantiate each submodule or child IP for synthesis or simulation.
mentor/	Contains a msim_setup.tcl script to set up and run a ModelSim* simulation.
aldec/	Contains a Riviera-PRO* script rivierapro_setup.tcl to setup and run a simulation.
/synopsys/vcs /synopsys/vcsmx	Contains a shell script vcs_setup.sh to set up and run a VCS* simulation. Contains a shell script vcsmx_setup.sh and synopsys_sim.setup file to set up and run a VCS MX simulation.
/xcelium	Contains an Xcelium* Parallel simulator shell script xcelium_setup.sh and other setup files to set up and run a simulation.
/submodules	Contains HDL files for the IP submodule.
<IP submodule>/	Platform Designer generates /synth and /sim sub-directories for each IP submodule directory that Platform Designer generates.

### 5.1.6. LVDS SERDES FPGA IP Parameter Settings

You can set the parameter settings for the LVDS SERDES IP in the Quartus Prime software.



### 5.1.6.1. LVDS SERDES FPGA IP General Settings

**Table 13. General Settings Tab**

Parameter	Value	Description
<b>Number of RX channels</b>	<ul style="list-style-type: none"> <li>RX Non-DPA—0 to 47</li> <li>RX DPA-FIFO—0 to 47</li> <li>RX Soft-CDR—0 to 12</li> </ul>	Specifies the number of receiver channels in the interface. Default is 1. Place the <code>refclk</code> pin on the same I/O bank as the receiver.
<b>Number of TX channels</b>	0 to 47	Specifies the number of transmitter channels in the interface. Place the <code>refclk</code> pin on the same I/O bank as the transmitter.
<b>RX functional mode</b>	<ul style="list-style-type: none"> <li><b>RX Non-DPA</b></li> <li><b>RX DPA-FIFO</b></li> <li><b>RX Soft-CDR</b></li> </ul>	Specifies the functional mode of the receiver interface. Default is <b>RX Non-DPA</b> . These options are not available if <b>Number of RX channels</b> is 0.
<b>Data rate</b>	600.0 to 1600.0	Specifies the data rate (in Mbps) of a single serial channel. Default is 800.0.
<b>SERDES factor</b>	<ul style="list-style-type: none"> <li>RX—4 or 8</li> <li>TX—4</li> </ul>	Select the rate of serialization and deserialization for the LVDS SERDES interface. Default is 4. <i>Note:</i> Serialization factor of 8 is available only in Agilex 5 FPGAs production devices.
<b>I/O Standard</b>	<ul style="list-style-type: none"> <li><b>True Differential Signaling 1.3V</b></li> <li><b>True Differential Signaling 1.2V</b></li> <li><b>True Differential Signaling 1.1V</b></li> <li><b>True Differential Signaling 1.05V</b></li> <li><b>SLVS 1.2V</b></li> <li><b>SLVS 1.1V</b></li> </ul>	Select the I/O standard of the LVDS SERDES interface.

#### Related Information

- [I/O PLL Specifications, Agilex 5 FPGAs and SoCs Device Data Sheet](#)  
Lists the I/O PLL VCO operating range for different device speed grades.
- [LVDS SERDES Specifications, Agilex 5 FPGAs and SoCs Device Data Sheet](#)
- [Generating the LVDS SERDES FPGA IP](#) on page 29

### 5.1.6.2. LVDS SERDES FPGA IP Pin Settings

The number of pin settings available depends on the **Number of RX channels** and **Number of TX channels** you specify in the **General Settings** tab.

Each byte and pin pair combination must be unique in the LVDS SERDES interface across receivers and transmitters. The combination of the channel byte and pins, and which I/O lane you place the channel byte, determines the pins locations within the I/O bank.

If you want to customize the pin selections, Altera recommends that you first plan your LVDS SERDES interface channels placement before configuring the **Pin Settings** tab. Refer to the related information.

Table 14. Pin Settings Tab—Customize Pin Selection

Parameter	Value	Description
<b>Customize Pin Selections</b>	<ul style="list-style-type: none"> <li>On</li> <li>Off</li> </ul>	<ul style="list-style-type: none"> <li>Turn on to manually select each byte and pin pair reference for the RX and TX channels.</li> <li>Turn off to automatically specify all byte and pin pair references. <ul style="list-style-type: none"> <li><input type="checkbox"/> Use the Quartus Prime Interface Planner tool to place each byte in an I/O lane.</li> <li><input type="checkbox"/> Refer to the related information for: <ul style="list-style-type: none"> <li>The equivalent pin index numbers based on which I/O lane you place each channel.</li> <li>The differential pin placement restrictions.</li> </ul> </li> </ul> </li> </ul> <p>Default is Off.</p>

Table 15. Pin Settings Tab—RX Pin Settings

Parameter	Value	Description
<b>RX channel <i>n</i> byte</b>	<b>00 to 07</b>	Select the byte reference to use for the RX channel. Use the Quartus Prime Interface Planner tool to place the byte in an I/O lane. Refer to the related information for differential pin placement restrictions.
<b>RX channel <i>n</i> pin</b>	<ul style="list-style-type: none"> <li>0001</li> <li>0203</li> <li>0405</li> <li>0607</li> <li>0809</li> <li>1011</li> </ul>	Select the pin pair reference within the byte. Refer to the related information for which pin pair to select based on which pin index numbers and I/O lane you want to place the channel.

Table 16. Pin Settings Tab—TX Pin Settings

Parameter	Value	Description
<b>TX outclock channel byte</b>	<b>00 to 07</b>	Select the byte reference to use for the TX outclock. Use the Quartus Prime Interface Planner tool to place the byte in an I/O lane. Refer to the related information for differential pin placement restrictions.
<b>TX outclock channel pin</b>	<ul style="list-style-type: none"> <li>0001</li> <li>0203</li> <li>0405</li> <li>0607</li> <li>0809</li> <li>1011</li> </ul>	Select the TX outclock pin pair reference within the byte. Refer to the related information for which pin pair to select based on which pin index numbers and I/O lane you want to place the TX outclock.
<b>TX channel <i>n</i> byte</b>	<b>00 to 07</b>	Select the byte reference to use for the TX channel. Use the Quartus Prime Interface Planner tool to place the byte in an I/O lane. Refer to the related information for differential pin placement restrictions.
<b>TX channel <i>n</i> pin</b>	<ul style="list-style-type: none"> <li>0001</li> <li>0203</li> <li>0405</li> <li>0607</li> <li>0809</li> <li>1011</li> </ul>	Select the pin pair reference within the byte. Refer to the related information for which pin pair to select based on which pin index numbers and I/O lane you want to place the channel.

#### Related Information

- [HSIO Pin Index Number and Respective Channel Pin Selection](#) on page 35

- [Placement Restrictions for True Differential and Single-Ended I/O Standards in the Same or Adjacent HSIO Bank](#) on page 64
- [Agilex 5 HSIO Banks, SERDES, and DPA Locations](#) on page 6
- [Planning the LVDS SERDES Interface](#) on page 27
- [Generating the LVDS SERDES FPGA IP](#) on page 29

#### 5.1.6.2.1. HSIO Pin Index Number and Respective Channel Pin Selection


The channel byte is a reference number to assign to an I/O lane. The placement of the pin pair on the I/O bank depends on which I/O lane you place the specific channel byte. If you turn on **Customize Pin Selections**, select the channel pin in the **Pin Settings** tab based on the pin index number within the HSIO bank. If you turn off **Customize Pin Selections**, use the table to identify which pin index pair the LVDS SERDES IP uses.

**Table 17. Channel Pin in the Pin Settings Tab for Each HSIO Bank Pin Index Number Pair**

Pin Index Pair within HSIO Bank								Channel Pin
Bottom Index Sub-Bank				Top Index Sub-Bank				
Lane 0	Lane 1	Lane 2	Lane 3	Lane 4	Lane 5	Lane 6	Lane 7	
0/1	12/13	24/25	36/37	48/49	60/61	72/73	84/85	0001
2/3	14/15	26/27	38/39	50/51	62/63	74/75	86/87	0203
4/5	16/17	28/29	40/41	52/53	64/65	76/77	88/89	0405
6/7	18/19	30/31	42/43	54/55	66/67	78/79	90/91	0607
8/9	20/21	32/33	44/45	56/57	68/69	80/81	92/93	0809
10/11	22/23	34/35	46/47	58/59	70/71	82/83	94/95	1011

For example, the **RX channel 0 byte** selection is **01** and the **RX channel 0 pin** selection is **0203**. If you place byte 01 in lane 3 of the HSIO bank, the channel 0 location is pins with index numbers 38 and 39 within the bottom index sub-bank.

**Figure 25. Pin Settings Tab Example**



### Related Information

- [Agilex 5 Device Pin-Out Files](#)  
Each device pinout file lists the available GPIO banks for each package, the GPIO banks shared with the HPS and SDM, the DQ groups, the pin functions, and the pin locations.
- [LVDS SERDES FPGA IP Pin Settings](#) on page 33
- [Agilex 5 HSIO Banks, SERDES, and DPA Locations](#) on page 6
- [Planning the LVDS SERDES Interface](#) on page 27

#### 5.1.6.2.2. Placing Channel Bytes in I/O Lanes

Use the Quartus Prime Interface Planner to place the channel bytes in I/O lanes. Alternatively, you can use the `.qsf` file to assign the channel bytes to I/O lanes. The placement of the bytes determine the channel pins locations.

Before you begin:


1. Optionally, plan your LVDS SERDES interface and note the full pin name and coordinate of one pin from each I/O lane. Refer to the related information.
2. Set up the **Pin Settings** tab.
3. Run **Analysis & Synthesis** for your project.

In the following steps, you use the pin name and coordinate to determine the I/O lane of the pin in the **Interface Planner** window and place the channel byte to the I/O lane.

1. Open and initialize the Quartus Prime Interface Planner.
  - a. From the Quartus Prime menu, select **Tools > Interface Planner**. The **Interface Planner** window displays.
  - b. From the **Interface Planner** menu, select **Plan > Initialize Interface Planner**. Wait for the initialization to complete.
  - c. From the **Interface Planner** menu, select **Plan > Update Plan**. The **Assignments Applied** window appears.
  - d. Click **OK**.
2. Switch to the **Plan** tab.
3. Find the byte elements of your LVDS SERDES IP.
  - a. In **Design Element Filter** box, enter `byte_0`.
  - b. Expand your LVDS SERDES IP instance under the **Design Element** column.

The **Design** section lists design elements that corresponds to the channel bytes you selected in the **Pin Settings** tab of the LVDS SERDES IP parameter editor.

Figure 26. Interface Planner Listing the Channel Bytes Instances



Corresponds to the channel bytes selected in the Pin Settings tab, inclusive of RX and TX channel bytes.

4. Right click a byte element and select **Generate Legal Locations for Selected Element**.

The **Legal Locations** window displays.

5. Find the I/O lane of the pins you plan for your LVDS SERDES channels.
  - a. Refer to the pin full name and coordinate you noted when planning the LVDS SERDES interface.

Alternatively, you can zoom in to the HSIO bank you want in the Interface Planner Chip View and look for the pin name. Once you select the pin, the **Device Location ► gid name** field under the **Info** section of the Interface Planner displays the full pin name.

- b. In the **Filter** box under **Legal Locations**, enter the coordinate of the pin to make it easier to find your I/O lane.

For example, the pin full name is "IOPAD\_X61\_Y147\_N330". Enter X61\_Y147.

- c. From the filtered list, select the I/O lane with the closest number lower than the number in the last section of the pin full name.

For example, the number in the last section of the pin full name is "330". In the filtered list, select **BYTE\_X61\_Y147\_N309**.

6. Right-click the selected legal location and select **Place at Selected**.

The **Placement** column for selected row under the **Design** section updates with the selected resource.

You can verify the I/O lane and channel pins placement by using the Interface Planner to locate the I/O lane number and pin index number (as shown in the Pin Planner).

#### Related Information

- [Planning the LVDS SERDES Interface](#) on page 27
- [Fast & Easy I/O System Design with Interface Planner](#)

#### 5.1.6.2.3. Locating the I/O Lane and Channel Pin through the Interface Planner


After you have assigned the channel byte to an I/O lane, you can refer to information in the Interface Planner to verify the I/O lane number and pin index numbers.

1. Select the channel byte design element (already placed) under the **Design** section.
2. Refer to the **Device Location ► resources** field in the **Info** tab under the **Info** section.

The number in the byte resource corresponds to the I/O lane number shown in the Pin Planner. For example, if the resource is **BYTE-3**, this corresponds to **I/O Lane 3**.

3. To determine the I/O pins of the LVDS SERDES channels and the respective I/O bank:
  - a. Clear the **Design Element Filter** box under the **Design** section.
  - b. Switch to the **Link Info** tab.
  - c. Click the hyperlink for the channel in the **Fanin ► IO\_CLUSTER** category.  
For example, to verify the pins for receiver channel 0, click **rx\_in\_p[0]~CLUSTER**.  
The list under the **Design** section selects the design channel design element.
  - d. Clear the **Filter** box under the **Legal Locations** section.
  - e. Right-click the selected design element row and select **Generate Legal Locations for Selected Element**.  
The **Legal Locations** section displays the differential pin pair.
  - f. Right-click the differential pin pair in the **Legal Locations** section and select **Zoom to Selected**.  
The chip view zooms to the pin pair and highlight them.
  - g. Hover your mouse cursor at the edge of the selected I/O pad to view the bank and pin names.
4. Click at the edge of the selected I/O pad to display the resource property under the **Info** section.  
The **Device Location ► resources** category displays the pad number that corresponds to the pin index number as shown in the Pin Planner and pin out files.

**Figure 27. Interface Planner Showing the Bank Name, Pin Name, and Pin Index Number**



You can compare how the assigned pins correspond to your channel selection in the **Pin Settings** tab of the LVDS SERDES IP parameter editor. For example, if you selected pin pair "0203" as the channel for byte 0, and then placed byte 0 to I/O lane 3 of bank 3A\_B, the pins assigned to the channel has the index numbers as listed in [Channel Pin in the Pin Settings Tab for Each HSIO Bank Pin Index Number Pair](#).

### 5.1.6.3. LVDS SERDES FPGA IP PLL Settings

**Table 18. PLL Settings Tab**

Parameter	Value	Description
<b>Use external PLL</b>	<ul style="list-style-type: none"> <li>On</li> <li>Off</li> </ul>	Turn on to use an external PLL: <ul style="list-style-type: none"> <li>The IP does not instantiate a local PLL.</li> <li>The IP creates a series of clock connections with the "ext" prefix. Connect these ports to an externally generated PLL.</li> <li>For details about how to configure the external PLL, refer to the <b>Clock Resource Summary</b> tab of the parameter editor.</li> </ul> Default is Off. This option allows you to access all of the available clocks from the PLL and use advanced PLL features such as clock switchover, bandwidth presets, dynamic phase stepping, and dynamic reconfiguration.
<b>Desired inclock frequency</b>	—	Specifies the <code>inclock</code> frequency in MHz. Default is 100.0.
<b>Actual inclock frequency</b>	—	Displays the closest <code>inclock</code> frequency to the desired frequency that can source the interface. The displayed value changes according to the <b>Desired inclock frequency</b> parameter value.
<b>FPGA/PLL speed grade</b>	—	Displays the FPGA/PLL speed grade, which determines the operation range of the PLL. The displayed value is based on the device selected in your project.

#### Related Information

Generating the LVDS SERDES FPGA IP on page 29

### 5.1.6.4. LVDS SERDES FPGA IP Receiver Settings

The parameter options in the **Receiver Settings** tab are available if you select the **RX Non-DPA**, **RX DPA-FIFO**, or **RX Soft-CDR** functional mode in the **General Settings** tab.

**Table 19. Receiver Settings Tab—Bitslip Settings**

Parameter	Value	Description
<b>Enable bitslip mode</b>	<ul style="list-style-type: none"> <li>On</li> <li>Off</li> </ul>	Turn on to add a bit slip block to the receiver data path and expose the <code>rx_bitslip_ctrl</code> port (one input per channel). Default is Off. Every assertion of the <code>rx_bitslip_ctrl</code> signal adds one bit of serial latency to the data path of the specified channel. <i>Note:</i> You must enable this parameter for the IP simulation driver to function correctly.
<b>Enable rx_bitslip_reset port</b>	<ul style="list-style-type: none"> <li>On</li> <li>Off</li> </ul>	Turn on to expose the <code>rx_bitslip_reset</code> port (one input per channel) that you can use to reset the bit slip. Default is Off. This setting is available if you turn on <b>Enable bitslip mode</b> .
<b>Enable rx_bitslip_max port</b>	<ul style="list-style-type: none"> <li>On</li> <li>Off</li> </ul>	Turn on to expose the <code>rx_bitslip_max</code> port (one output per channel). Default is Off.

*continued...*

Parameter	Value	Description
		When asserted, the next rising edge of <code>rx_bitslip_ctrl</code> resets the latency of the bit slip to zero. This setting is available if you turn on <b>Enable bitslip mode</b> .

**Table 20. Receiver Settings Tab—DPA Settings**

Parameter	Value	Description
<b>Enable rx_dpa_reset port</b>	<ul style="list-style-type: none"> <li>On</li> <li>Off</li> </ul>	Turn on to expose the <code>rx_dpa_reset</code> port that you can use to reset the DPA logic of each channel independently. (Formerly known as <code>rx_reset</code> .) Default is Off. This setting is available if you select <b>RX DPA-FIFO</b> or <b>RX Soft-CDR</b> in <b>RX functional mode</b> .
<b>Enable rx_fifo_reset port</b>	<ul style="list-style-type: none"> <li>On</li> <li>Off</li> </ul>	Turn on to use your logic to drive the <code>rx_fifo_reset</code> port to reset the DPA-FIFO block. Default is Off. This setting is available if you select <b>RX DPA-FIFO</b> in <b>RX functional mode</b> .
<b>Enable rx_dpa_hold port</b>	<ul style="list-style-type: none"> <li>On</li> <li>Off</li> </ul>	Turn on to expose the <code>rx_dpa_hold</code> input port (one input per channel). If set high, the DPA logic in the corresponding channel does not switch sampling phases. (Formerly known as <code>rx_dp11_hold</code> .) Default is Off. This setting is available if you select <b>RX DPA-FIFO</b> in <b>RX functional mode</b> .

**Table 21. Receiver Settings Tab—Non-DPA Settings**

Parameter	Value	Description
<b>Desired receiver inclock phase shift (degrees)</b>	—	Specifies, in degrees of the LVDS fast clock, the ideal phase delay of <code>inclock</code> with respect to transitions in the incoming serial data. For example, specifying 180° implies that the <code>inclock</code> is center aligned to the incoming data.
<b>Actual receiver inclock phase shift (degrees)</b>	Depends on the <code>fast_clock</code> and <code>inclock</code> frequencies. Refer to the related information.	Specifies the closest achievable receiver <code>inclock</code> phase shift to the desired receiver <code>inclock</code> phase shift.
<b>RCCS (ps)</b>	—	Specifies the RCCS value in picoseconds. Depending on the order the Quartus Prime software reads the project <code>.sdc</code> files, this value may override any RCCS value you specify in the <code>.sdc</code> file. To avoid uncertainty, Altera recommends that you specify the RCCS value in only one of the locations.

### Related Information

- [Receiver Input Clock Parameters Settings for Non-DPA Mode](#) on page 19
- [Generating the LVDS SERDES FPGA IP](#) on page 29



### 5.1.6.5. LVDS SERDES FPGA IP Transmitter Settings

The parameter options in the **Transmitter Settings** tab are available if **Number of TX channels** in the **General Settings** tab is not 0.

**Table 22. Transmitter Settings Tab**

Parameter	Value	Description
<b>Enable tx_outclock port</b>	<ul style="list-style-type: none"> <li>On</li> <li>Off</li> </ul>	Turn on to expose the tx_outclock port. Default is On. <ul style="list-style-type: none"> <li>The tx_outclock port frequency depends on the setting for the <b>Tx_outclock division factor</b> parameter.</li> <li>The phases of the tx_outclock_p and tx_outclock_n ports depend on the <b>Desired tx_outclock phase shift</b> parameter.</li> </ul> Turning on this parameter reduces the maximum number of channels per transmitter interface by one channel.
<b>Desired tx_outclock phase shift (degrees)</b>	<ul style="list-style-type: none"> <li>0</li> <li>360</li> <li>720</li> </ul>	Specifies the phase relationship between the outclock and outgoing serial data in degrees of the LVDS fast clock. Default is 0.
<b>Actual tx_outclock phase shift (degrees)</b>	Depends on the <b>Desired tx_outclock phase shift (degrees)</b> input. Refer to related information.	Displays the closest achievable tx_outclock phase shift to the desired tx_outclock phase shift.
<b>Tx_outclock division factor</b>	Depends on the <b>SERDES factor</b> .	Specifies the ratio of the fast clock frequency to the outclock frequency. For example, the maximum number of serial transitions per outclock cycle.

#### Related Information

[Transmitter Output Clock Parameters Settings](#) on page 12

### 5.1.6.6. LVDS SERDES FPGA IP Clock Resource Summary

The **Clock Resource Summary** tab lists the required frequencies, phase shifts, duty cycles of the required clocks, instructions for connections, and compensation mode that you need to set in the IOPLL FPGA IP.

### 5.1.7. LVDS SERDES FPGA IP Signals

**Table 23. Common LVDS SERDES IP TX and RX Signals**

Signal Name	Width	Direction	Type	Description
inclock	1	Input	Clock	PLL reference clock.
pll_aret	1	Input	Reset	Active-high asynchronous reset to all blocks in LVDS SERDES IP and PLL. <i>Note:</i> This signal must always be connected to the reset logic.
pll_locked	1	Output	Control	Asserts when internal PLL locks.

**Table 24. LVDS SERDES IP RX Signals**

In this table,  $N$  represents the LVDS SERDES interface width and the number of serial channels while  $J$  represents the SERDES factor of the interface.

Signal Name	Width	Direction	Type	Description
<ul style="list-style-type: none"> <li><code>rx_in_p</code></li> <li><code>rx_in_n</code></li> </ul>	$N$	Input	Data	LVDS serial input data differential pair.
<code>rx_bitslip_reset</code>	$N$	Input	Reset	Asynchronous, active-high reset to the clock-data alignment circuitry (bit slip).
<code>rx_bitslip_ctrl</code>	$N$	Input	Control	<ul style="list-style-type: none"> <li>Positive-edge triggered increment for bit slip circuitry.</li> <li>Each assertion adds one bit of latency to the received bit stream.</li> </ul>
<code>rx_dpa_hold</code>	$N$	Input	Control	<ul style="list-style-type: none"> <li>Asynchronous, active-high signal that prevents the DPA circuitry from switching to a new clock phase on the target channel. <ul style="list-style-type: none"> <li>Held high—selected channels hold their current phase setting.</li> <li>Held low—the DPA block on selected channels monitors the phase of the incoming data stream continuously and selects a new clock phase when needed.</li> </ul> </li> <li>Applicable in DPA-FIFO mode only.</li> </ul>
<code>rx_dpa_reset</code>	$N$	Input	Reset	<ul style="list-style-type: none"> <li>Asynchronous, active-high reset to DPA blocks.</li> <li>Minimum pulse width: one parallel clock period.</li> <li>Applicable in DPA-FIFO and soft-CDR modes only.</li> </ul>
<code>rx_fifo_reset</code>	$N$	Input	Reset	<ul style="list-style-type: none"> <li>Asynchronous, active-high reset to FIFO block.</li> <li>Minimum pulse width: one parallel clock period.</li> <li>Applicable in DPA-FIFO mode only.</li> </ul>
<code>rx_out</code>	$N \times J$	Output	Data	Receiver parallel data output. <ul style="list-style-type: none"> <li>DPA-FIFO and non-DPA modes—synchronous to <code>coreclock</code>.</li> <li>Soft-CDR mode—each channel has parallel data synchronous to its <code>rx_divfwdclk</code>.</li> </ul>
<code>rx_bitslip_max</code>	$N$	Output	Control	<ul style="list-style-type: none"> <li>Bit slip rollover signal.</li> <li>High when the next assertion of <code>rx_bitslip_ctrl</code> resets the serial bit latency to 0.</li> </ul>
<code>coreclock</code>	1	Output	Clock	<ul style="list-style-type: none"> <li>Core clock for RX interfaces provided by the LVDS SERDES FPGA IP.</li> <li>Applicable in Non-DPA and DPA-FIFO modes only.</li> </ul>
<code>rx_divfwdclk</code>	$N$	Output	Clock	The per channel and divided clock with the ideal DPA phase. <ul style="list-style-type: none"> <li>This is the recovered slow clock for a given channel.</li> <li>Applicable in soft-CDR mode only.</li> </ul>

*continued...*

Signal Name	Width	Direction	Type	Description
				The <code>rx_divfwdclk</code> signals may not be edge-aligned with each other because each channel may have a different ideal sampling phase. Each <code>rx_divfwdclk</code> must drive the core logic with data from the same channel.
<code>rx_dpa_locked</code>	$N$	Output	Control	<p>Asserted when the DPA block selects the ideal phase.</p> <ul style="list-style-type: none"> <li>Driven by the LVDS SERDES IP.</li> <li>Asserts when the signal settles on an ideal phase for that given channel.</li> <li>Deasserts when the DPA moves two phases in the same direction.</li> <li>Applicable in DPA-FIFO and soft-CDR modes only.</li> </ul> <p>Ignore all toggling of the <code>rx_dpa_locked</code> signal after <code>rx_dpa_hold</code> asserts.</p>

**Table 25. LVDS SERDES IP TX Signals**

In this table,  $N$  represents the LVDS SERDES interface width and the number of serial channels while  $J$  represents the SERDES factor of the interface.

Signal Name	Width	Direction	Type	Description
<code>tx_in</code>	$N \times J$	Input	Data	Parallel data from the core.
<ul style="list-style-type: none"> <li><code>tx_out_p</code></li> <li><code>tx_out_n</code></li> </ul>	$N$	Output	Data	Serial output data differential pair.
<code>coreclock</code>	1	Output	Clock	Drives the core logic feeding the serializer.

**Table 26. External PLL Signals for LVDS SERDES IP**

For instructions on setting the frequencies, duty cycles, and phase shifts of the required PLL clocks for external PLL mode, refer to the **Clock Resource Summary** tab in the IP parameter editor.

Signal Name	Width	Direction	Type	Description
<code>ext_outclock_periph[1:0]</code>	2	Input	Clock	<p>Fast clock.</p> <ul style="list-style-type: none"> <li>Used for serial data transfer.</li> <li>Required in all modes.</li> </ul> <p>Connect both ports to the IOPLL FPGA IP <code>lvds_clk[1:0]</code> ports.</p> <p>For more information about connecting this port with the signal from the IOPLL FPGA IP, refer to the related information.</p>
<code>ext_pll_1_outclock2</code>	1	Input	Clock	<ul style="list-style-type: none"> <li>Input clock to the LVDS SERDES FPGA IP.</li> <li>Required for RX soft-CDR mode.</li> </ul>
<code>ext_phout[7:0]</code>	8	Input	Clock	<ul style="list-style-type: none"> <li>Provides the VCO clocks to the DPA circuitry for optimal phase selection.</li> <li>Required for all functional modes</li> </ul> <p>For more information about connecting this port with the signal from the IOPLL IP core, refer to the related information.</p>
<code>ext_phout_periph</code>	1	Input	Clock	Input for the single VCO clock routed throughout the periphery.

*continued...*

Signal Name	Width	Direction	Type	Description
				For more information about connecting this port with the <code>phout_periph</code> signal from the IOPLL IP core, refer to the related information.
<code>ext_pll_locked</code>	1	Input	Data	PLL lock signal. This signal indicates when external PLL is locked. It does not indicate if SERDES is ready for initialization.

#### Related Information

- [IOPLL IP Signal Interface with LVDS SERDES IP](#) on page 45
- [Power-On Reset, Power Management User Guide: Agilex 5 FPGAs and SoCs](#)
- [Placing LVDS SERDES Transmitters and Receivers with External PLL](#) on page 67

## 5.2. LVDS Interface with External PLL Mode

The LVDS SERDES IP parameter editor provides an option to implement the LVDS interface with the **Use External PLL** option. With this option turned on you can control the PLL settings, such as dynamically reconfiguring the PLL to support different data rates, dynamic phase shift, and other settings.

If you enable the **Use External PLL** option with the LVDS SERDES IP core transmitter and receiver, the following signals are required from the IOPLL FPGA IP:

- Serial clock (fast clock) input to the SERDES of the LVDS SERDES IP transmitter and receiver
- Parallel clock (core clock) used to clock the transmitter FPGA fabric logic and parallel clock used for the receiver
- Asynchronous PLL reset port of the LVDS SERDES IP receiver
- PLL VCO signal for the transmitter and DPA receiver modes of the LVDS SERDES IP

The **Clock Resource Summary** tab in the LVDS SERDES IP parameter editor provides the details for the signals in the preceding list.

You must instantiate an IOPLL IP to generate the various clocks and load enable signals. Configure these settings in the IOPLL IP parameter editor:

- In the **Settings** tab, specify the **LVDS External PLL** settings.
- In the **PLL** tab:
  - ☐ Set the **Output Clocks** settings.
  - ☐ Select the **Compensation Mode** according to the following table.

**Table 27. Compensation Mode Setting to Generate IOPLL IP**

When you generate the IOPLL IP, use the PLL compensation mode in this table for the corresponding LVDS functional mode.

LVDS Functional Mode	IOPLL IP Compensation Mode
TX (without RX non-DPA), RX DPA, RX Soft-CDR	<b>direct</b>
RX non-DPA (with or without TX)	<b>lvds</b>

### 5.2.1. IOPLL IP Signal Interface with LVDS SERDES IP

**Table 28. Signal Interface between IOPLL and LVDS SERDES IPs**

This table lists the signal interface between the output ports of the IOPLL IP and the input ports of the LVDS SERDES IP transmitter or receiver.

From the IOPLL IP	To the LVDS SERDES IP Transmitter or Receiver
outclock_periph[1:0] (serial clock output signal) <ul style="list-style-type: none"> <li>Configure this signal using <code>outclk0</code> in the PLL.</li> <li>Turn on <b>Enable access to I/O Bank clock ports</b> option under the <b>LVDS External PLL</b> section.</li> </ul> The serial clock output can only drive <code>ext_outclock_periph[1:0]</code> on the LVDS SERDES IP transmitter and receiver. This clock cannot drive the core logic.	ext_outclock_periph[1:0] (serial clock input to the transmitter or receiver)
outclk_2 (parallel clock output)	ext_pll_1_outclock2 (core clock to the LVDS SERDES FPGA IP)
locked	ext_pll_locked This signal indicates when external PLL is locked. It does not indicate if SERDES is ready for initialization.
rst	pll_areset (asynchronous PLL reset port)
phout[7:0] <ul style="list-style-type: none"> <li>This signal is required if <code>ext_phout[7:0]</code> is required.</li> <li>Configure this signal by turning on <b>Specify VCO frequency</b> in the PLL and specifying the <b>Desired VCO Frequency</b> value.</li> <li>Turn on <b>Enable access to PLL DPA output port</b>.</li> </ul>	ext_phout[7:0] This signal is required for all transmitter or receiver modes.
phout_periph <ul style="list-style-type: none"> <li>Configure this signal using by turning on <b>Specify VCO frequency</b> in the PLL and specifying the <b>Desired VCO Frequency</b> value.</li> <li>Turn on <b>Enable access to I/O Bank clock ports</b> option under the <b>LVDS External PLL</b> section.</li> </ul>	ext_phout_periph

#### Related Information

- [LVDS SERDES FPGA IP Signals](#) on page 41
- [Power-On Reset, Power Management User Guide: Agilex 5 FPGAs and SoCs](#)
- [Placing LVDS SERDES Transmitters and Receivers with External PLL](#) on page 67

### 5.2.2. IOPLL Parameter Values for External PLL Mode

These examples show the clocking requirements to generate output clocks for LVDS SERDES IP using the IOPLL IP. The examples set the phase shift with the assumption that the clock and data are edge-aligned at the pins of the device.

**Note:** For other clock and data phase relationships, Altera recommends that you first instantiate your LVDS SERDES IP interface without using the external PLL mode option. Compile the IPs in the Quartus Prime software and take note of the frequency, phase shift, and duty cycle settings for each clock output. Enter these settings in the IOPLL IP parameter editor and then connect the appropriate output to the LVDS SERDES IPs.


**Table 29. Example: Generating Output Clocks Using an IOPLL IP (Receiver in Non-DPA Mode)**

This table lists the parameter values that you can set in the IOPLL IP parameter editor to generate three output clocks using an IOPLL IP if you are using the non-DPA receiver.

Parameter	outclk0 (Connects as outclk_periph[0] to the ext_outclk_periph[0] port of LVDS SERDES IP)	outclk1 (Connects as outclk_periph[1] to the ext_outclk_periph[1] port of LVDS SERDES IP)	VCO Frequency (Connects as phout[7:0] to the ext_phout[7:0] port of LVDS SERDES IP)
Frequency	data rate	data rate/16	Use the value recommended by the LVDS and IOPLL IPs
Phase shift	180°	$180^\circ/16 = 11.25$	—
Duty cycle	50%	50%	—

The calculations for phase shift, using the RSKM equation, assume that the input clock and serial data are edge aligned. Introducing a phase shift of 180° to sampling clock (outclk0) ensures that the input data is center-aligned with respect to the outclk0, as shown in the following figure.

**Figure 28. Phase Relationship for External PLL Interface Signals**



**Table 30. Example: Generating Output Clocks Using an IOPLL IP (Receiver in DPA or Soft-CDR Mode)**

This table lists the parameter values that you can set in the IOPLL IP parameter editor to generate four output clocks using an IOPLL IP if you are using the DPA or soft-CDR receiver.

Parameter	outclk0 (Connects as outclk_periph[0] to the ext_outclk_periph[0] port of LVDS SERDES IP)	outclk1 (Connects as outclk_periph[1] to the ext_outclk_periph[1] port of LVDS SERDES) Not required for the soft-CDR receiver.	outclk2 <sup>(8)</sup> (Used as the core clock for the parallel data registers for both transmitter and receiver, and connects to the ext_pll_1_outclock2 port of LVDS SERDES IP)	VCO Frequency (Connects as phout[7:0] to the ext_phout[7:0] port of LVDS SERDES IP)
Frequency	data rate	data rate/16	data rate/serialization factor	Use the value recommended by the LVDS and IOPLL IPs
Phase shift	180°	180°/16 = 11.25	180°/serialization factor (outclk0 phase shift divided by the serialization factor)	—
Duty cycle	50%	50%	50%	—

**Table 31. Example: Generating Output Clocks Using a Shared IOPLL IP for Transmitter and Receiver Channels (Receiver in DPA or Soft-CDR Mode)**

This table lists the parameter values that you can set in the IOPLL IP parameter editor to generate three output clocks using an IOPLL IP. Use these settings if you use transmitter channels shared with receiver channels in DPA or soft-CDR mode. In this example, the transmitter and receiver interfaces are using different data rates. If the data rates are the same, you can share outclk0 and outclk1 for both the transmitter and receiver.

Parameter	outclk0 (Connects as outclk_periph[0] to the ext_outclk_periph[0] port of LVDS SERDES IP)	outclk1 (Connects as outclk_periph[1] to the ext_outclk_periph[1] port of LVDS SERDES IP) Not required for the soft-CDR receiver.	VCO Frequency (Connects as phout[7:0] to the ext_phout[7:0] ports of LVDS SERDES IP)
Frequency	data rate	data rate/16	data rate
Phase shift	180°	180°/16 = 11.25	—
Duty cycle	50%	50%	—

<sup>(8)</sup> Applicable when using LVDS SERDES RX in soft-CDR mode.


**Table 32. Generating Output Clocks Using an IOPLL IP for Transmitter Channel**

This table lists the parameter values you can set in the IOPLL IP parameter editor to generate three output clocks using an IOPLL IP if you use the transmitter.


Parameter	outclk0 (Connects as outclk_periph[0] to the ext_outclk_periph[0] port of LVDS SERDES IP)	outclk1 (Connects as outclk_periph[1] to the ext_outclk_periph[1] port of LVDS SERDES IP)	VCO Frequency (Connects as phout[7:0] to the ext_phout[7:0] ports of LVDS SERDES IP)
Frequency	data rate	data rate/16	data rate
Phase shift	180°	180°/16 = 11.25	—
Duty cycle	50%	50%	—

### 5.2.3. Connection between IOPLL IP and LVDS SERDES IP in External PLL Mode

**Figure 29. Non-DPA or DPA LVDS SERDES Receiver Interface with the IOPLL IP without LVDS SERDES Transmitter in the Same Sub-Bank**




**Figure 30. Non-DPA or DPA LVDS SERDES Receiver Interface with the IOPLL IP with LVDS SERDES Transmitter in the Same Sub-Bank**







**Figure 31. Soft-CDR LVDS SERDES Receiver Interface with the IOPLL IP without LVDS SERDES Transmitter in the Same Sub-Bank**



**Figure 32. Soft-CDR LVDS SERDES Receiver Interface with the IOPLL IP with LVDS SERDES Transmitter in the Same Sub-Bank**



**Figure 33. LVDS SERDES Transmitter Interface with the IOPLL IP**



In the external PLL mode, the LVDS SERDES IP automatically turns on the `ext_pll_1_outclock2` port. If you do not connect the `ext_pll_1_outclock2` port as shown in the preceding figures, the Quartus Prime compiler outputs error messages.

### Related Information

Placing LVDS SERDES Transmitters and Receivers with External PLL on page 67

## 5.3. LVDS SERDES IP Initialization and Reset

During device initialization, the clock reference must be stable while the PLL is locking to it to avoid corruption of the PLL output clock phase shifts. If the output clock phase shifts are incorrect, data transfer between the high-speed LVDS SERDES and low-speed parallel domain can fail and causes corrupted data.

After you have initialized the IP in DPA or non-DPA mode, you can perform word boundaries alignment using the bit slip control signal.

### 5.3.1. Initializing the LVDS SERDES IP in Non-DPA Mode

The PLL is operational after it achieves lock in user mode. Before transferring data using SERDES block with the LVDS SERDES IP, ensure that the PLL is locked to the reference clock.

Altera recommends that you follow these steps to initialize the LVDS SERDES IP in non-DPA mode:

1. During entry into user mode, assert the `pll_areset` signal for at least 10 ns.  
You can also perform this step at any time in user mode operation to reset the interface.
2. After at least 10 ns, deassert the `pll_areset` signal and monitor the `pll_locked` port.

After the initialization, you can proceed to align the word boundaries (bit slip).

### 5.3.2. Initializing the LVDS SERDES IP in DPA Mode

The DPA circuit samples the incoming data and determines the optimal phase tap from the PLL to capture data at the receiver on a channel-by-channel basis. If the PLL has not locked to a stable clock source, the DPA circuit might lock prematurely to a non-ideal phase tap.

Before the PLL lock is stable, use the `rx_dpa_reset` signal to keep the DPA in reset. When the DPA has determined the optimal phase tap, the `rx_dpa_locked` signal asserts. The LVDS SERDES IP asserts the `rx_dpa_locked` port at the initial DPA lock. The `rx_dpa_locked` signal deasserts after two phase changes in the same direction.

Follow these steps to initialize and reset the LVDS SERDES IP in DPA mode:

1. During entry into user mode, assert the `pll_areset` and `rx_dpa_reset` signals. Keep the `pll_areset` signal asserted for at least 10 ns.  
You can also perform this step at any time in user mode operation to reset the interface.
2. After at least 10 ns, deassert the `pll_areset` signal and monitor the `pll_locked` port.
3. Apply the DPA training pattern and allow the DPA circuit to lock.

If a training pattern is not available, any data with transitions is required to allow the DPA to lock. For the DPA lock time specification, refer to the related information.

4. After the `rx_dpa_locked` signal asserts, assert the `rx_fifo_reset` signal for at least one parallel clock cycle.
5. To start receiving data, deassert the `rx_fifo_reset` signal.

During normal operation, every time the DPA shifts the phase taps to track variations between the reference clock source and the data, the data transfer timing margin between clock domains is reduced.

**Note:** To ensure data accuracy, Altera recommends that you use the data checkers.

After the initialization, you can proceed to align the word boundaries (bit slip).

### 5.3.3. Resetting the DPA

If data corruption occurs, reset the DPA circuitry.

1. Assert the `rx_dpa_reset` signal to reset the entire DPA block. After you reset the entire DPA block, the DPA must be retrained before capturing data.

You can also fix data corruption by resetting only the synchronization FIFO without resetting the DPA circuit, which means that system operation continues without having to retrain the DPA. To reset just the synchronization FIFO, assert the `rx_fifo_reset` signal.

2. After `rx_dpa_locked` asserts, the LVDS SERDES IP is ready to capture data. The DPA finds the optimal sample location to capture each bit.

Altera recommends that you toggle the `rx_fifo_reset` signal after `rx_dpa_locked` asserts. Toggling `rx_fifo_reset` ensures that the synchronization FIFO is set with the optimal timing to transfer data between the DPA and the high-speed LVDS SERDES clock domains.

3. Using custom logic to control the `rx_bitslip_ctrl` signal on a channel-by-channel basis, set up the word boundary.

You can reset the bit slip circuit at any time, independent of the PLL or DPA circuit operation. To reset the bit slip circuit, use the `rx_bitslip_reset` signal.

### 5.3.4. Word Boundaries Alignment

You can perform word boundaries alignment with or without control characters in your data stream. If there are no training patterns or control characters available in the serial bit stream to use for word alignment, Altera recommends that you use the non-DPA mode.

#### Aligning with Control Characters

By adding control characters in the data stream, your logic can search for a known pattern to align the word boundaries. You can compare the received data for each channel, and then pulse the `rx_bitslip_ctrl` signal as required until you receive the control character.

**Note:** Altera recommends that you set the bit slip rollover count to the deserialization factor or higher. This setting allows enough depth in the bit slip circuit to roll through an entire word, if required.

### Aligning without Control Characters

Without control characters in the data stream, you need a deterministic relationship between the reference clock and the data. With the deterministic relationship, you can predict the word boundary using timing simulation or laboratory measurement. You can only use deterministic relationship in non-DPA mode.

The only way to ensure a deterministic relationship on the default word position in the SERDES when the device powers up, or anytime the PLL is reset, is to have a reference clock equal to the data rate divided by the deserialization factor. This is important because the PLL locks to the rising edge of the reference clock. If you have one rising edge on the reference clock per serial word received, the deserializer always starts at the same position.

For example, if the data rate is 800 Mbps and the deserialization factor is 8, the PLL requires a 100 MHz reference clock.

Using timing simulation, or lab measurements, monitor the parallel words received and determine how many pulses of the `rx_bitslip_ctrl` you require to set your word boundaries. You can create a simple state machine to apply the required number of pulses after you enter user mode or at any time after you reset the PLL.

**Note:** If you are using the DPA or soft-CDR modes, the word boundary is not deterministic. The initial training of the DPA allows it to move forward or backward in phase relative to the incoming serial data. Therefore, there can be a  $\pm 1$  bit of variance in the serial bit where the DPA locks initially.

#### 5.3.4.1. Aligning Word Boundaries

After initializing the LVDS SERDES IP in DPA or non-DPA mode, perform these steps to align the word boundaries.

1. Assert the `rx_bitslip_reset` port for at least one parallel clock cycle, and then deassert the `rx_bitslip_reset` port.
2. Begin word alignment by applying pulses as required to the `rx_bitslip_ctrl` port.

After the word boundaries are established on each channel, the interface is ready for operation.

## 6. Agilex 5 LVDS SERDES Timing

The true differential I/O standard enables high-speed transmission of data, resulting in better overall system performance. To take advantage of fast system performance, you must analyze the timing for these high-speed signals. Timing analysis for the differential block is different from traditional synchronous timing analysis techniques.

### 6.1. LVDS SERDES FPGA IP Timing

Use the Quartus Prime software to generate the required timing constraint to perform proper timing analysis of the LVDS SERDES IP in Agilex 5 devices.

**Table 33. LVDS SERDES IP Timing Components**

Timing Component	Description
Source Synchronous Paths	The source synchronous paths are paths where clock and data signals are passed from the transmitting devices to the receiving devices. For example: <ul style="list-style-type: none"> <li>FPGA/LVDS SERDES/transmitter to external receiving device</li> <li>External transmitting device to FPGA/non-DPA mode/LVDS SERDES receiving path</li> </ul>
Dynamic Phase Alignment Paths	A DPA block registers the I/O capture paths in soft-CDR and DPA-FIFO modes. The DPA block dynamically chooses the best phase from the PLL VCO clocks to latch the input data.
Internal FPGA Paths	The internal FPGA paths are the paths inside the FPGA fabric: <ul style="list-style-type: none"> <li>LVDS SERDES receiver hardware to core registers paths</li> <li>Core registers to LVDS SERDES transmitter hardware paths</li> <li>Others core registers to core registers path</li> </ul> The Timing Analyzer reports the corresponding timing margins.

**Table 34. LVDS SERDES IP Timing Constraint Files**

This table lists the timing files generated by the LVDS SERDES IP. Use these files for successful timing analysis of the LVDS SERDES IP. You can find these files in the `<variation_name>/intel_lvds_core10_ph2_191/synth` directory.

File Name	Description
<code>&lt;variation_name&gt;_intel_lvds_core10_ph2_191_&lt;random_id&gt;.sdc</code>	This <b>.sdc</b> file allows the Quartus Prime Fitter to optimize timing margins with timing-driven compilation. The file also allows the Timing Analyzer to analyze the timing of your design. The IP uses the <b>.sdc</b> for the following operations: <ul style="list-style-type: none"> <li>Creating clocks on PLL inputs</li> <li>Creating generated clocks</li> <li>Calling <code>derive_clock_uncertainty</code></li> <li>Creating proper multi-cycle constraints</li> </ul> You can locate this file in the <b>.qip</b> generated during IP generation.
<code>sdc_util.tcl</code>	This <b>.tcl</b> file is a library of functions and procedures that the <b>.sdc</b> uses.

### 6.1.1.1. I/O Timing Analysis

**Table 35. Timing Analysis for Different LVDS SERDES IP Modes**

Mode	Timing Analysis
<b>TX</b>	For LVDS SERDES transmitters, the Timing Analyzer provides the transmitter channel-to-channel skew (TCCS) value in the TCCS report ( <code>report_tccs</code> ) in the Quartus Prime compilation report. The TCCS report lists the TCCS values for serial output ports. You can also get the TCCS value from the device datasheet. TCCS is the maximum skew observed across the channels of data and transmitter output clock—the difference between the fastest and slowest data output transitions, including the $T_{CO}$ variation and clock skew.
<b>RX Non-DPA</b>	In non-DPA mode, use RSKM, TCCS, and sampling window (SW) specifications for high-speed source-synchronous differential signals in the receiver data path. To obtain accurate RSKM results in the Timing Analyzer, add this line of code to your <code>.sdc</code> to specify the RCCS value:  <pre>set ::RCCS &lt;RCCS value in nanoseconds&gt;</pre> Example:  <pre>set ::RCCS 0.0</pre>
<b>RX DPA-FIFO</b>	The DPA hardware dynamically captures the received data in soft-CDR and DPA-FIFO modes. For these modes, the Timing Analyzer does not perform static I/O timing analysis.
<b>RX Soft-CDR</b>	

#### 6.1.1.1.1. Obtaining RSKM Report

For LVDS SERDES receivers, the Quartus Prime software generates the RSKM report (`report_rskm`) that provides the SW, TUI or clock cycle, and RSKM values for the non-DPA mode.

Before you begin, compile your project and ensure that the compilation is successful.

1. From the Quartus Prime menu, select **Tools > Timing Analyzer**. The **Timing Analyzer** window appears.
2. In the **Task** pane of the Timing Analyzer window, double-click **Update Timing Netlist**.
3. From the Timing Analyzer menu, select **Reports > IP Specific > Report RSKM**.

#### 6.1.1.1.2. Obtaining TCCS Report

For LVDS SERDES transmitters, the Quartus Prime software generates the TCCS report (`report_tccs`) that provides the TCCS values for serial output ports.

Before you begin, compile your project and ensure that the compilation is successful.

1. From the Quartus Prime menu, select **Tools > Timing Analyzer**. The **Timing Analyzer** window appears.
2. In the **Task** pane of the Timing Analyzer window, double-click **Update Timing Netlist**.
3. From the Timing Analyzer menu, select **Reports > IP Specific > Report TCCS**.

### 6.1.2. FPGA Timing Analysis

When you generate the LVDS SERDES IP, the IP generates the SERDES hardware clock settings and the core clock for IP timing analysis.

**Table 36. Clocks for the Transmitter and Receiver in Non-DPA and DPA-FIFO Modes**

Because the frequency of LVDS SERDES fast clock is higher than the user core clock by the serialization factor, the IP also creates multicycle path constraints for proper timing analysis at the SERDES-core interface.

Clock	Clock Name
Core clock	<code>&lt;lvds_instance_name&gt; cpa_clk</code>
LVDS SERDES fast clock	<ul style="list-style-type: none"> <li>Receiver—<code>&lt;lvds_instance_name&gt; p2c_fa_div_clk_&lt;byte_num&gt;</code></li> <li>Transmitter—<code>&lt;lvds_instance_name&gt; c2p_fa_div_clk_&lt;byte_num&gt;</code></li> </ul>

**Table 37. Clock for the Receiver in Soft-CDR Mode**

Clock	Clock Name
Core clock	<code>&lt;lvds_instance_name&gt; cpa_clk</code>
DPA fast clock	<code>&lt;lvds_instance_name&gt; dpa_core_clk_&lt;byte_num&gt;_&lt;pin_num&gt;</code>

### 6.1.3. Timing Analysis for the External PLL Mode

If you enable the **Use external PLL** parameter in the **PLL Settings** tab, the IP generation does not create clock settings for the PLL input and output. You must ensure the PLL clock settings are correct.

The Quartus Prime software derives some of the SERDES constraints from the PLL clocks. Therefore, the Quartus Prime software must generate the external PLL clock settings before the LVDS SERDES IP clock settings. In the `.qsf` of your project, ensure that the line for the `.ip` file of the IOPLL IP appears before the line for the `.ip` file of the LVDS SERDES IP.

## 6.2. LVDS SERDES Source-Synchronous Timing Budget

The basis of the source synchronous timing analysis is the skew between the data and the clock signals instead of the clock-to-output setup times. High-speed differential data transmission requires the use of timing parameters provided by IC vendors and is strongly influenced by board skew, cable skew, and clock jitter.

### 6.2.1. Transmitter Channel-to-Channel Skew

The receiver skew margin calculation uses the transmitter channel-to-channel skew (TCCS)—an important parameter based on the FPGA transmitter in a source-synchronous differential interface:

- TCCS is the difference between the fastest and slowest data output transitions, including the  $T_{CO}$  variation and clock skew.
- For SERDES transmitters, the Timing Analyzer provides the TCCS value in the TCCS report (`report_TCCS`) in the Quartus Prime compilation report. The TCCS report lists the TCCS values for serial output ports.
- You can also get the TCCS value from the device datasheet.

Perform PCB trace compensation to adjust the trace length of each SERDES channel to improve channel-to-channel skew when interfacing with non-DPA receivers at data rate above 840 Mbps.

The Quartus Prime Fitter report lists the amount of delay you must add to each trace.

The Transmitter/Receiver Package Skew Compensation report lists the recommended trace delay numbers. Using these numbers, you can manually compensate the skew on the PCB board trace to reduce the channel-to-channel skew and meet the timing budget between the SERDES channels.

### 6.2.2. Receiver Skew Margin

Different modes of SERDES receivers use different specifications, which determine the ability to sample the received serial data correctly.

- In the non-DPA mode, use RSKM, TCCS, and sampling window (SW) specifications for high-speed source-synchronous differential signals in the receiver data path.
- In the DPA and Soft-CDR modes, use DPA jitter tolerance instead of the receiver skew margin (RSKM).

#### Equation 2. RSKM Equation

This equation expresses the relationship between RSKM, TCCS, and SW.

$$RSKM = \frac{TUI - SW - TCCS}{2}$$

**Table 38. RSKM Equation Conventions**

Symbol	Description
RSKM	The timing margin between the clock input of the receiver and the data input sampling window, and the jitter induced from core noise and I/O switching noise.
Time unit interval (TUI)	The time period of the serial data.
SW	The period of time that the input data must be stable to ensure that the LVDS SERDES receiver samples the data successfully. The SW is a device property and varies according to device speed grade.
TCCS	The timing difference between the fastest and the slowest output edges across channels driven by the same PLL. The TCCS measurement includes the $t_{CO}$ variation, clock, and clock skew.


**Note:** If there is additional board channel-to-channel skew, consider the total receiver channel-to-channel skew (RCCS) instead of TCCS.

Total  $RCCS = TCCS + \text{board channel-to-channel skew}$ .

You must calculate the RSKM value, based on the data rate and device, to determine if the LVDS SERDES receiver can sample the data:

- A positive RSKM value, after deducting transmitter jitter, indicates that the LVDS SERDES receiver can sample the data properly.
- A negative RSKM value, after deducting transmitter jitter, indicates that the LVDS SERDES receiver cannot sample the data properly.



**Figure 34. Differential High-Speed Timing Diagram and Timing Budget****Example 1. RSKM Calculation Example**

This example shows the RSKM calculation for Agilex 5 devices at 1 Gbps data rate with a 200 ps board channel-to-channel skew.

**Equation 3. RSKM Calculation**

$$TCCS = 100 \text{ ps} \quad SW = 300 \text{ ps} \quad TUI = 1000 \text{ ps}$$

$$\begin{aligned} \text{Total } RCCS &= TCCS + \text{board channel-to-channel skew} \\ &= 100 \text{ ps} + 200 \text{ ps} \\ &= 300 \text{ ps} \end{aligned}$$

$$\begin{aligned} RSKM &= \frac{TUI - SW - RCCS}{2} \\ &= \frac{1000 \text{ ps} - 300 \text{ ps} - 300 \text{ ps}}{2} \\ &= 200 \text{ ps} \end{aligned}$$


The non-DPA receiver works correctly if the RSKM is greater than 0 ps after deducting transmitter jitter.

## 7. LVDS SERDES FPGA IP Design Examples

The LVDS SERDES IP can generate several design examples that match your IP configuration in the parameter editor. You can use these design examples as references for instantiating the IP core and the expected behavior in simulations.

You can generate the design examples from the LVDS SERDES IP parameter editor. After you have set the parameters that you want, click **Generate Example Design**. The IP generates the design example source files in the directory you specify.

**Figure 35. Source Files in the Generated Design Example Directory**



### 7.1. LVDS SERDES IP Synthesizable Quartus Prime Design Examples


The synthesizable design example is a compilation-ready Platform Designer system that you can include in a Quartus Prime project.

The design example uses the parameter settings you configured in the IP parameter editor:

- Basic LVDS SERDES IP system with transmitters or receivers
- LVDS SERDES IP system with transmitters or receivers connected to an external PLL

**Note:** The synthesizable design example does not include a synthesizable driver or controller for the bitslip ports. You must create the bitslip and word aligner design portions.


**Figure 36. Basic LVDS SERDES IP System with Internal PLL**



If you configured the IP to use an external PLL, the generated design example connects a properly configured IOPLL FPGA IP.

**Figure 37. LVDS SERDES IP System with External PLL**

In this figure, a `qsys_interface_bridge` provides Platform Designer connections between the IOPLL IP and the LVDS SERDES IP. For simplicity, this bridge is not shown in the other figures.



To demonstrate how to configure the PLL, the design example also provides the `lvds_external_pll.qsys` Platform Designer file containing a standalone version of the IOPLL IP configured to work as an external PLL. You can use `lvds_external_pll.qsys`, modified or unmodified, to build an LVDS SERDES design with external PLL.

### Generating and Using the Design Example

To generate the synthesizable Quartus Prime design example from the source files, run the following command in the design example directory:

```
quartus_sh -t make_qii_design.tcl -system ed_synth
```

The TCL script creates a `qii` directory that contains the `ed_synth.qpf` project file. You can open and compile this project in the Quartus Prime software.

For more information about `make_qii_design.tcl` arguments, run the following command:

```
quartus_sh -t make_qii_design.tcl -help
```


## 7.2. LVDS SERDES IP Simulation Design Example

The simulation design example uses your LVDS SERDES IP parameter settings to build the IP instance connected to a non-synthesizable simulation driver.

Using the design example, you can run a simulation using a single command, depending on the simulator that you use. The simulation demonstrates how you can use the LVDS SERDES IP.

**Note:** The non-synthesizable simulation driver works for the transmitter or receiver mode. However, to function in any receiver mode, the driver requires bit slip.

**Figure 38. LVDS SERDES IP Simulation**



### Generating and Using the Design Example

To generate the simulation design example from the source files for a Verilog simulator, run the following command in the design example directory:

```
quartus_sh -t make_sim_design.tcl VERILOG
```

To generate the simulation design example from the source files for a VHDL simulator, run the following command in the design example directory:

```
quartus_sh -t make_sim_design.tcl VHDL
```

The TCL script creates a `sim` directory that contains subdirectories—one for each supported simulation tool. You can find the scripts for each simulation tool in the corresponding directories.

## 8. Agilex 5 LVDS SERDES Design Guidelines

---

Different functions of the SERDES have different guidelines, placement restrictions, connection requirements, and clocking requirements.

### 8.1. Use PLLs in Integer PLL Mode for LVDS SERDES

Each I/O sub-bank has its own PLL (I/O PLL) to drive the LVDS SERDES channels in the I/O bank. These I/O PLLs operate in integer mode only.

### 8.2. Use High-Speed Clock from PLL to Clock SERDES Only

The high-speed clock generated from the PLL is intended to clock the SERDES circuitry only. Do not use the high-speed clock to drive other logic because the allowed frequency to drive the core logic is restricted by the PLL  $F_{OUT}$  specification.

#### Related Information

[I/O PLL Specifications, Agilex 5 FPGAs and SoCs Device Data Sheet](#)

Lists the PLL  $F_{OUT}$  specification.

### 8.3. Pin Placement for Differential Channels

Each Agilex 5 HSIO sub-bank contains its own PLL. The PLL can drive all receiver and transmitter channels in the same bank. You must use the dedicated clock pins to drive the LVDS SERDES PLLs. Each bank supports driving two PLLs from the same bank with a single reference clock or a unique reference clock to each PLL.

#### Pins Arrangement in the HSIO Bank

In the device pin out files, the following pin index numbers indicate the location of the pins in a single HSIO bank:

- 0 to 47—bottom index sub-bank
- 48 to 95—top index sub-bank

#### PLLs Driving DPA-Enabled Differential Channels

- For differential channels, the PLL can drive all channels in the same I/O bank but cannot drive channels in other banks.
- Each differential receiver in an I/O bank has a dedicated DPA circuit to align the phase of the clock to the data phase of its associated channel.
- DPA usage adds some constraints to the placement of high-speed differential receiver channels. The Quartus Prime compiler automatically checks the design and issues error messages if there are placement guidelines violations. Adhere to the guidelines to ensure proper high-speed I/O operation.

## Related Information


I/O PLLs Driving LVDS SERDES Transmitter and Receiver Channels on page 62

### 8.3.1. I/O PLLs Driving LVDS SERDES Transmitter and Receiver Channels

The following figures show valid and invalid scenarios of the HSIO bank PLLs driving the transmitter and receiver channels.


#### Figure 39. I/O PLL Driving Transmitter or Receiver Channels in the Same Sub-Bank

The I/O PLL can drive the transmitter or receiver channels in its own sub-bank.




#### Figure 40. I/O PLL Driving Mixed Receiver and Transmitter Channels in the Same Sub-Bank

The I/O PLL can drive transmitter and receiver channels in the same sub-bank if the channels have identical data rates. If the transmitter and receiver channels have different data rates, you need another PLL.




**Figure 41. I/O PLL Driving Transmitter or Receiver Channels Across Sub-Banks**

The I/O PLL can drive channels across sub-banks if the channels have identical data rates.



**Figure 42. I/O PLL Driving Transmitter or Receiver Channels in Another Sub-Bank**

The I/O PLL can drive channels in another sub-bank. In this valid scenario, you may have to use a reference clock tree. However, the I/O PLL cannot drive channels in different sub-banks with different data rates.



#### Related Information

[Planning the LVDS SERDES Interface](#) on page 27

### 8.3.2. Placement Restrictions for True Differential and Single-Ended I/O Standards in the Same or Adjacent HSIO Bank

If you use true differential I/O standards and single-ended I/O standards in the same or adjacent HSIO banks, adhere to the following placement guidelines.



- Do not place true differential and toggling single-ended I/O standards in the combinations of locations listed in the following tables.
- The Quartus Prime software issues the following error messages:
  - Compilation error—violation of the same bank placement restriction.
  - Critical warning—assignment of true differential I/O standards to pin pairs with the following pin index numbers: 0 and 1, 6 and 7, 88 and 89, and 94 and 95.

From Quartus Prime software version 25.1.1 onwards, you can place true differential and single-ended I/O standards in the combinations of locations listed in the following table for the two scenarios listed below:

- The receiver equalization calibration is enabled for the affected true differential input buffers.
- The single-ended I/O is a non-toggling pin. You must use the following `.qsf` in your Quartus design to exclude the non-toggling pins in the Quartus Prime placement rules check:

```
set_instance_assignment -name TOGGLE_SPEED TOGGLE_SPEED_SLOW -to <pin name>
```

For example:

```
set_instance_assignment -name TOGGLE_SPEED TOGGLE_SPEED_SLOW -to din
```

**Table 39. Restricted Pin Placement Combinations for True Differential and Single-Ended I/O Standards in the Same HSIO Bank**

This table lists the combinations of pins and I/O standards not allowed in the same HSIO bank. Examples:

- If you place a true differential I/O standard in pin pair 10 and 11, do not place single-ended I/O standards in pins 8 or 19.
- If you place a single-ended I/O standard in pin 57 or 67, do not place a true differential I/O standard in pin pair 58 and 59.

Combinations Not Allowed (Pin Index Number)		Combinations Not Allowed (Pin Index Number)		Combinations Not Allowed (Pin Index Number)		Combinations Not Allowed (Pin Index Number)	
True Differential Pin Pair	Single- Ended Pin	True Differential Pin Pair	Single- Ended Pin	True Differential Pin Pair	Single- Ended Pin	True Differential Pin Pair	Single- Ended Pin
0 and 1	3, 4	24 and 25	27, 28	48 and 49	51, 52	72 and 73	75, 76
2 and 3	0	26 and 27	16, 24	50 and 51	40, 48	74 and 75	64, 72
4 and 5	1, 15	28 and 29	25, 39	52 and 53	49, 63	76 and 77	73, 87
6 and 7	9	30 and 31	22, 32	54 and 55	46, 56	78 and 79	70, 80
8 and 9	6, 11	32 and 33	31, 34	56 and 57	55, 58	80 and 81	79, 82
10 and 11	8, 19	34 and 35	33, 43	58 and 59	57, 67	82 and 83	81, 90
12 and 13	14, 17	36 and 37	38, 41	60 and 61	62, 65	84 and 85	86, 89
14 and 15	5, 12	38 and 39	29, 36	62 and 63	53, 60	86 and 87	77, 84
16 and 17	13, 26	40 and 41	37, 50	64 and 65	61, 74	88 and 89	85
continued...							

Combinations Not Allowed (Pin Index Number)		Combinations Not Allowed (Pin Index Number)		Combinations Not Allowed (Pin Index Number)		Combinations Not Allowed (Pin Index Number)	
True Differential Pin Pair	Single-Ended Pin	True Differential Pin Pair	Single-Ended Pin	True Differential Pin Pair	Single-Ended Pin	True Differential Pin Pair	Single-Ended Pin
18 and 19	10, 21	42 and 43	35, 45	66 and 67	59, 69	90 and 91	83, 92
20 and 21	18, 23	44 and 45	42, 47	68 and 69	66, 71	92 and 93	91, 94
22 and 23	20, 30	46 and 47	44, 54	70 and 71	68, 78	94 and 95	93

**Table 40. Restricted Pin Placement Combinations for True Differential and Single-Ended I/O Standards in Adjacent HSIO Banks**

This table lists the combinations of pins and I/O standards not allowed in adjacent HSIO banks. Examples:

- If you place a true differential I/O standard in pin pair 6 and 7 of bank 3B, do not place single-ended I/O standards in pin 95 of bank 3A.
- If you place a single-ended I/O standard in pin 2 of bank 2B, do not place a true differential I/O standard in pin pair 88 and 89 of bank 2A.

Combinations Not Allowed (Pin Index Number)				Combinations Not Allowed (Pin Index Number)			
True Differential		Single-Ended		True Differential		Single-Ended	
Bank	Pin Pair	Bank	Pin	Bank	Pin Pair	Bank	Pin
3A	88 and 89	3B	2	2A	88 and 89	2B	2
	94 and 95		7		94 and 95		7
3B	2 and 3	3A	88	2B	2 and 3	2A	88
	6 and 7		95		6 and 7		95

Refer to the related information for the figure showing the locations of the HSIO banks.

#### Related Information

- [LVDS SERDES FPGA IP Pin Settings](#) on page 33
- [Agilex 5 HSIO Banks, SERDES, and DPA Locations](#) on page 6
- [Planning the LVDS SERDES Interface](#) on page 27

## 8.4. SERDES Pin Pairs for Soft-CDR Mode

You can use only specific SERDES pin pairs in soft-CDR mode. Refer to the pinout file of each device to determine the SERDES pin pairs that support the soft-CDR mode.

#### Related Information

##### Agilex 5 Device Pin-Out Files

Each device pinout file lists the available GPIO banks for each package, the GPIO banks shared with the HPS and SDM, the DQ groups, the pin functions, and the pin locations.

## 8.5. Placing LVDS SERDES Transmitters and Receivers with External PLL

Follow these guidelines if you want to use an external PLL for LVDS SERDES transmitter and receiver interfaces.

- To use an external PLL, in the LVDS SERDES IP parameter editor, turn on the **Use external PLL** option.
- You can generate two instances of the LVDS SERDES IP—a receiver and a transmitter.
- In each instance, you can use up to the following number of channels:
  - ☐ 23 transmitters, with one `inclock` for the I/O PLL
  - ☐ 23 DPA or non-DPA receivers, with one `inclock` for the I/O PLL
  - ☐ 8 soft-CDR receivers
- Generate the IOPLL FPGA IP and ensure that the `.qsf` file lists the IOPLL IP before the LVDS SERDES IP. This order is required for your design to compile with the proper clock constraints.
- Connect the same PLL to both the transmitter and receiver instances. You can either use the `coreclock` from the LVDS SERDES transmitter instance or the `coreclock` from the LVDS SERDES receiver instance to clock your core logic. For the **RX Soft-CDR** mode, connect the `coreclock` of the LVDS SERDES transmitter instance to the `ext_pll_1_outclock2` port of the LVDS SERDES receiver instance.
- Set the I/O standard for the `refclk` port of the IOPLL IP to be compatible with the I/O standard used by the LVDS SERDES IP.
- If you are using an external PLL, ensure that the PLL outclock frequency is the same as the LVDS SERDES data rate.
- For DPA LVDS SERDES receiver interface that uses more than 4 bytes, use two external PLLs.

### Related Information

- [Connection between IOPLL IP and LVDS SERDES IP in External PLL Mode](#) on page 48  
Provides connection guidelines for the LVDS SERDES IP in the external PLL mode.
- [HSIO Differential I/O Standards Specifications, Agilex 5 FPGAs and SoCs Device Data Sheet](#)  
Provides the electrical specifications for the True Differential Signaling I/O standard.
- [True Differential Signaling I/O Termination, General-Purpose I/O User Guide: Agilex 5 FPGAs and SoCs](#)  
Provides more details about implementing I/O termination.
- [I/O PLLs Driving LVDS SERDES Transmitter and Receiver Channels](#) on page 62

## 8.6. Sharing LVDS SERDES I/O Lane with Other IPs

If you use the LVDS SERDES FPGA IP in an I/O lane, you can use remaining pins of the lane only for the GPIO FPGA IP. You can also place a pin in the same I/O lane without using the GPIO IP. However, you cannot mix the LVDS SERDES IP with the PHY Lite for Parallel Interfaces IP or the External Memory Interfaces (EMIF) IP in the same I/O lane.

## 9. Agilex 5 LVDS SERDES Troubleshooting Guidelines

These debug guidelines are initial debug actions and do not necessarily resolve the failures in your designs.

**Table 41. LVDS SERDES I/O Debug Guidelines**

This table lists the failure symptoms and the associated debug actions that you can take to identify the failure areas when designing LVDS SERDES systems with Agilex 5 devices.

Failure Symptoms	Recommended Debug Actions
<code>pll_locked</code> signal is unable to assert	<ul style="list-style-type: none"> <li>Ensure that the <code>pll_areset</code> signal is deasserted.</li> <li>If you are using the LVDS SERDES IP with the external PLL mode, ensure that the desired PLL IP settings match the recommended settings from the LVDS SERDES IP <b>Clock Resource Summary</b> tab.</li> </ul> <p><i>Note:</i> Use simple PLL settings when debugging this failure to limit the failure scope. Ensure that the external PLL automatic switchover and dynamic reconfiguration modes are disabled. Check <code>refclk</code> signal quality if you detect any violation.</p> <ul style="list-style-type: none"> <li>Switch to use internal PLL to verify if the same failure occurs when using internal PLL.</li> </ul>
<code>rx_dpa_locked</code> signal is unable to assert	<ul style="list-style-type: none"> <li>Ensure that the <code>pll_locked</code> signal is asserted and the <code>rx_dpa_reset</code> is deasserted. It is important to ensure that the PLL is able to lock to confirm that the LVDS SERDES IP input clock frequency is correct.</li> <li>Provide a training pattern to the DPA block with a toggling signal that conforms to the True Differential Signaling input buffer specification.</li> </ul>
Random bit error occurs at LVDS SERDES receiver parallel data out bus	<ul style="list-style-type: none"> <li>Ensure that <math>R_D</math> termination is applied. You can enable OCT <math>R_D</math> using the assignment editor in the Quartus Prime software or place an on-board 100 <math>\Omega</math> resistor termination.</li> <li>Measure the <code>rx_in_p</code> and <code>rx_in_n</code> signal voltages and ensure that the voltages conforms to the <math>V_{ID}</math> and <math>V_{ICM}</math> requirements.</li> <li>If the <code>rx_in_p</code> and <code>rx_in_n</code> signals have jitter, ensure that the signals have sufficient data valid window that conforms to the sampling window requirements.</li> <li>Re-initialize the LVDS SERDES receiver reset sequence and ensure that: <ul style="list-style-type: none"> <li><input type="checkbox"/> The <code>pll_locked</code> signal is asserted.</li> <li><input type="checkbox"/> The <code>rx_dpa_locked</code> signal is asserted.</li> <li><input type="checkbox"/> The <code>rx_fifo_reset</code> signal is deasserted after FIFO reset (for DPA FIFO mode only).</li> <li><input type="checkbox"/> The <code>rx_divfdclk</code> (soft-CDR mode only) and <code>coreclock</code> signals have the correct clock frequencies (<math>\text{Expected Frequency} = \frac{\text{Data Rate}}{\text{SERDES Factor}}</math>).</li> </ul> </li> </ul>
LVDS SERDES receiver parallel data out is not matching a training pattern	Assert the <code>rx_bitslip_ctrl</code> signal for one clock cycle to add bit latency to the received bitstream. Continue to assert the signal until you see the expected pattern at the <code>rx_out</code> bus.
The <code>rx_bitslip_max</code> signal asserts before it reaches the bit slip rollover value	<ul style="list-style-type: none"> <li>Check the bit slip rollover value in the LVDS SERDES IP. Set the rollover value based on the deserialization factor.</li> <li>Assert the <code>rx_bitslip_reset</code> signal before starting the bit slip and the reset must hold for at least one parallel clock cycle (based on <code>coreclock</code> or <code>rx_divfdck</code>).</li> </ul>

## 10. LVDS SERDES User Guide: Agilex 5 FPGAs and SoCs Archives

---

For the latest and previous versions of this user guide, refer to [LVDS SERDES User Guide: Agilex™ 5 FPGAs and SoCs](#). If an IP or software version is not listed, the user guide for the previous IP or software version applies.

## 11. Document Revision History for the LVDS SERDES User Guide: Agilex 5 FPGAs and SoCs

Document Version	Quartus Prime Version	Changes
2025.08.11	25.1.1	<ul style="list-style-type: none"> <li>Updated <i>Placement Restrictions for True Differential and Single-Ended I/O Standards in the Same or Adjacent HSIO Bank</i>.</li> <li>Updated document for latest branding standards.</li> </ul>
2025.06.18	25.1	<ul style="list-style-type: none"> <li>Updated the maximum allowed value of the <b>Data rate</b> parameter of the LVDS SERDES IP to 1600 Mbps.</li> <li>Updated the following IP names: <ul style="list-style-type: none"> <li>□ "LVDS SERDES Intel® FPGA IP" to "LVDS SERDES FPGA IP".</li> <li>□ "GPIO Intel FPGA IP" to "GPIO FPGA IP".</li> <li>□ "IOPLL Intel FPGA IP" to "IOPLL FPGA IP".</li> <li>□ "Reset Release Intel FPGA IP" to "Reset Release IP".</li> </ul> </li> </ul>
2024.10.07	24.2	Added new topic: <i>LVDS SERDES Intel FPGA IP Transmitter Settings</i> .
2024.07.08	24.2	<ul style="list-style-type: none"> <li>Updated the table: <i>Signal Interface between IOPLL and LVDS SERDES IPs</i>. <ul style="list-style-type: none"> <li>□ Changed <code>ext_vcoph[7:0]</code> to <code>ext_phout[7:0]</code>.</li> <li>□ Added new signal <code>phout_periph</code>.</li> </ul> </li> <li>Updated the tables in topic: <i>IOPLL Parameter Values for External PLL Mode</i>. <ul style="list-style-type: none"> <li>□ Changed the parameters value for <code>outclk1</code>.</li> <li>□ Added VCO Frequency output clock.</li> <li>□ Removed <code>outclk3</code> and <code>outclk4</code>.</li> <li>□ Added new table: <i>Generating Output Clocks Using an IOPLL IP for Transmitter Channel</i>.</li> </ul> </li> <li>Updated the figures in topic <i>Connection between IOPLL IP and LVDS SERDES IP in External PLL Mode</i>. Added <code>ext_phout_periph</code> signal in LVDS SERDES Receiver and <code>phout_periph</code> signal in IOPLL Intel FPGA IP.</li> </ul>
2024.04.08	24.1	Initial release.