system |

2024.04.21.10:25:56 | Datasheet

Overview

Processor
intel_niosv_g Bantam Lake 2.2.0
All Components
board_info_core_current altera_avalon_pio 19.2.3
board_info_core_voltage altera_avalon_pio 19.2.3
board_info_fan_speed altera_avalon_pio 19.2.3
board_info_pin_status altera_avalon_pio 19.2.3
board_info_power_in_voltage altera_avalon_pio 19.2.3
board_info_temperature_board1 altera_avalon_pio 19.2.3
board_info_temperature_board2 altera_avalon_pio 19.2.3
board_info_temperature_fpga altera_avalon_pio 19.2.3
board_info_temperature_power altera_avalon_pio 19.2.3
board_info_vcc1p2_current altera_avalon_pio 19.2.3
board_info_vcc1p2_voltage altera_avalon_pio 19.2.3
intel_niosv_g intel_niosv_g 2.2.0
intel_onchip_memory intel_onchip_memory 1.4.8
jtag_uart altera_avalon_jtag_uart 19.2.4
sysid_qsys altera_avalon_sysid_qsys 19.1.6
timer altera_avalon_timer 19.3.4
Memory Map

| intel_niosv_g
instruction_manager | data_manager
board_info_core_current |  |
s1 |  | 0x0009_0060 - 0x0009_006f
board_info_core_voltage |  |
s1 |  | 0x0009_0070 - 0x0009_007f
board_info_fan_speed |  |
s1 |  | 0x0009_00d0 - 0x0009_00df
board_info_pin_status |  |
s1 |  | 0x0009_00a0 - 0x0009_00af
board_info_power_in_voltage |  |
s1 |  | 0x0009_0100 - 0x0009_010f
board_info_temperature_board1 |  |
s1 |  | 0x0009_00b0 - 0x0009_00bf
board_info_temperature_board2 |  |
s1 |  | 0x0009_0090 - 0x0009_009f
board_info_temperature_fpga |  |
s1 |  | 0x0009_00c0 - 0x0009_00cf
board_info_temperature_power |  |
s1 |  | 0x0009_0080 - 0x0009_008f
board_info_vcc1p2_current |  |
s1 |  | 0x0009_00e0 - 0x0009_00ef
board_info_vcc1p2_voltage |  |
s1 |  | 0x0009_00f0 - 0x0009_00ff
intel_niosv_g |  |
timer_sw_agent |  | 0x0009_0000 - 0x0009_003f
dm_agent | 0x0008_0000 - 0x0008_ffff | 0x0008_0000 - 0x0008_ffff
intel_onchip_memory |  |
s1 | 0x0000_0000 - 0x0007_ffff | 0x0000_0000 - 0x0007_ffff
jtag_uart |  |
avalon_jtag_slave |  | 0x0009_0118 - 0x0009_011f
sysid_qsys |  |
control_slave |  | 0x0009_0110 - 0x0009_0117
timer |  |
s1 |  | 0x0009_0040 - 0x0009_005f

## board_info_core_current

altera_avalon_pio v19.2.3

intel_niosv_g | data_manager | board_info_core_current
s1
clock_in | out_clk
clk
reset_controller | reset_out
reset

## Parameters
generateLegacySim | false

## Software Assignments
BIT_CLEARING_EDGE_REGISTER | 0
BIT_MODIFYING_OUTPUT_REGISTER | 0
CAPTURE | 0
DATA_WIDTH | 16
DO_TEST_BENCH_WIRING | 0
DRIVEN_SIM_VALUE | 0
EDGE_TYPE | NONE
FREQ | 50000000
HAS_IN | 1
HAS_OUT | 0
HAS_TRI | 0
IRQ_TYPE | NONE
RESET_VALUE | 0

## board_info_core_voltage

altera_avalon_pio v19.2.3

intel_niosv_g | data_manager | board_info_core_voltage
s1
clock_in | out_clk
clk
reset_controller | reset_out
reset

## Parameters
generateLegacySim | false

## Software Assignments
BIT_CLEARING_EDGE_REGISTER | 0
BIT_MODIFYING_OUTPUT_REGISTER | 0
CAPTURE | 0
DATA_WIDTH | 16
DO_TEST_BENCH_WIRING | 0
DRIVEN_SIM_VALUE | 0
EDGE_TYPE | NONE
FREQ | 50000000
HAS_IN | 1
HAS_OUT | 0
HAS_TRI | 0
IRQ_TYPE | NONE
RESET_VALUE | 0

## board_info_fan_speed

altera_avalon_pio v19.2.3

intel_niosv_g | data_manager | board_info_fan_speed
s1
clock_in | out_clk
clk
reset_controller | reset_out
reset

## Parameters
generateLegacySim | false

## Software Assignments
BIT_CLEARING_EDGE_REGISTER | 0
BIT_MODIFYING_OUTPUT_REGISTER | 0
CAPTURE | 0
DATA_WIDTH | 16
DO_TEST_BENCH_WIRING | 0
DRIVEN_SIM_VALUE | 0
EDGE_TYPE | NONE
FREQ | 50000000
HAS_IN | 1
HAS_OUT | 0
HAS_TRI | 0
IRQ_TYPE | NONE
RESET_VALUE | 0

## board_info_pin_status

altera_avalon_pio v19.2.3

intel_niosv_g | data_manager | board_info_pin_status
s1
clock_in | out_clk
clk
reset_controller | reset_out
reset

## Parameters
generateLegacySim | false

## Software Assignments
BIT_CLEARING_EDGE_REGISTER | 0
BIT_MODIFYING_OUTPUT_REGISTER | 0
CAPTURE | 0
DATA_WIDTH | 16
DO_TEST_BENCH_WIRING | 0
DRIVEN_SIM_VALUE | 0
EDGE_TYPE | NONE
FREQ | 50000000
HAS_IN | 1
HAS_OUT | 0
HAS_TRI | 0
IRQ_TYPE | NONE
RESET_VALUE | 0

## board_info_power_in_voltage

altera_avalon_pio v19.2.3

intel_niosv_g | data_manager | board_info_power_in_voltage
s1
clock_in | out_clk
clk
reset_controller | reset_out
reset

## Parameters
generateLegacySim | false

## Software Assignments
BIT_CLEARING_EDGE_REGISTER | 0
BIT_MODIFYING_OUTPUT_REGISTER | 0
CAPTURE | 0
DATA_WIDTH | 16
DO_TEST_BENCH_WIRING | 0
DRIVEN_SIM_VALUE | 0
EDGE_TYPE | NONE
FREQ | 50000000
HAS_IN | 1
HAS_OUT | 0
HAS_TRI | 0
IRQ_TYPE | NONE
RESET_VALUE | 0

## board_info_temperature_board1

altera_avalon_pio v19.2.3

intel_niosv_g | data_manager | board_info_temperature_board1
s1
clock_in | out_clk
clk
reset_controller | reset_out
reset

## Parameters
generateLegacySim | false

## Software Assignments
BIT_CLEARING_EDGE_REGISTER | 0
BIT_MODIFYING_OUTPUT_REGISTER | 0
CAPTURE | 0
DATA_WIDTH | 16
DO_TEST_BENCH_WIRING | 0
DRIVEN_SIM_VALUE | 0
EDGE_TYPE | NONE
FREQ | 50000000
HAS_IN | 1
HAS_OUT | 0
HAS_TRI | 0
IRQ_TYPE | NONE
RESET_VALUE | 0

## board_info_temperature_board2

altera_avalon_pio v19.2.3

intel_niosv_g | data_manager | board_info_temperature_board2
s1
clock_in | out_clk
clk
reset_controller | reset_out
reset

## Parameters
generateLegacySim | false

## Software Assignments
BIT_CLEARING_EDGE_REGISTER | 0
BIT_MODIFYING_OUTPUT_REGISTER | 0
CAPTURE | 0
DATA_WIDTH | 16
DO_TEST_BENCH_WIRING | 0
DRIVEN_SIM_VALUE | 0
EDGE_TYPE | NONE
FREQ | 50000000
HAS_IN | 1
HAS_OUT | 0
HAS_TRI | 0
IRQ_TYPE | NONE
RESET_VALUE | 0

## board_info_temperature_fpga

altera_avalon_pio v19.2.3

intel_niosv_g | data_manager | board_info_temperature_fpga
s1
clock_in | out_clk
clk
reset_controller | reset_out
reset

## Parameters
generateLegacySim | false

## Software Assignments
BIT_CLEARING_EDGE_REGISTER | 0
BIT_MODIFYING_OUTPUT_REGISTER | 0
CAPTURE | 0
DATA_WIDTH | 16
DO_TEST_BENCH_WIRING | 0
DRIVEN_SIM_VALUE | 0
EDGE_TYPE | NONE
FREQ | 50000000
HAS_IN | 1
HAS_OUT | 0
HAS_TRI | 0
IRQ_TYPE | NONE
RESET_VALUE | 0

## board_info_temperature_power

altera_avalon_pio v19.2.3

intel_niosv_g | data_manager | board_info_temperature_power
s1
clock_in | out_clk
clk
reset_controller | reset_out
reset

## Parameters
generateLegacySim | false

## Software Assignments
BIT_CLEARING_EDGE_REGISTER | 0
BIT_MODIFYING_OUTPUT_REGISTER | 0
CAPTURE | 0
DATA_WIDTH | 16
DO_TEST_BENCH_WIRING | 0
DRIVEN_SIM_VALUE | 0
EDGE_TYPE | NONE
FREQ | 50000000
HAS_IN | 1
HAS_OUT | 0
HAS_TRI | 0
IRQ_TYPE | NONE
RESET_VALUE | 0

## board_info_vcc1p2_current

altera_avalon_pio v19.2.3

intel_niosv_g | data_manager | board_info_vcc1p2_current
s1
clock_in | out_clk
clk
reset_controller | reset_out
reset

## Parameters
generateLegacySim | false

## Software Assignments
BIT_CLEARING_EDGE_REGISTER | 0
BIT_MODIFYING_OUTPUT_REGISTER | 0
CAPTURE | 0
DATA_WIDTH | 16
DO_TEST_BENCH_WIRING | 0
DRIVEN_SIM_VALUE | 0
EDGE_TYPE | NONE
FREQ | 50000000
HAS_IN | 1
HAS_OUT | 0
HAS_TRI | 0
IRQ_TYPE | NONE
RESET_VALUE | 0

## board_info_vcc1p2_voltage

altera_avalon_pio v19.2.3

intel_niosv_g | data_manager | board_info_vcc1p2_voltage
s1
clock_in | out_clk
clk
reset_controller | reset_out
reset

## Parameters
generateLegacySim | false

## Software Assignments
BIT_CLEARING_EDGE_REGISTER | 0
BIT_MODIFYING_OUTPUT_REGISTER | 0
CAPTURE | 0
DATA_WIDTH | 16
DO_TEST_BENCH_WIRING | 0
DRIVEN_SIM_VALUE | 0
EDGE_TYPE | NONE
FREQ | 50000000
HAS_IN | 1
HAS_OUT | 0
HAS_TRI | 0
IRQ_TYPE | NONE
RESET_VALUE | 0

## clock_in

altera_clock_bridge v19.2.0

## Parameters
generateLegacySim | false

## Software Assignments (none)

## intel_niosv_g

intel_niosv_g v2.2.0

clock_in | out_clk | intel_niosv_g
clk
reset_controller | reset_out
reset
|  | data_manager | jtag_uart
|  | avalon_jtag_slave
|  | platform_irq_rx
|  | irq
|  | data_manager | sysid_qsys
|  | control_slave
|  | data_manager | timer
|  | s1
|  | platform_irq_rx
|  | irq
|  | data_manager | board_info_power_in_voltage
|  | s1
|  | data_manager | board_info_vcc1p2_voltage
|  | s1
|  | data_manager | board_info_vcc1p2_current
|  | s1
|  | data_manager | board_info_fan_speed
|  | s1
|  | data_manager | board_info_temperature_fpga
|  | s1
|  | data_manager | board_info_temperature_board1
|  | s1
|  | data_manager | board_info_pin_status
|  | s1
|  | data_manager | board_info_temperature_board2
|  | s1
|  | data_manager | intel_onchip_memory
|  | s1
|  | instruction_manager
|  | s1
|  | data_manager | board_info_temperature_power
|  | s1
|  | data_manager | board_info_core_voltage
|  | s1
|  | data_manager | board_info_core_current
|  | s1

## Parameters
generateLegacySim | false

## Software Assignments
CPU_FREQ | 50000000u
DATA_ADDR_WIDTH | 32
DCACHE_LINE_SIZE | 32
DCACHE_LINE_SIZE_LOG2 | 5
DCACHE_SIZE | 4096
HAS_CSR_SUPPORT | 1
HAS_DEBUG_STUB |
ICACHE_LINE_SIZE | 32
ICACHE_LINE_SIZE_LOG2 | 5
ICACHE_SIZE | 4096
INST_ADDR_WIDTH | 32
MTIME_OFFSET | 0x00090000
NIOSV_CORE_VARIANT | 3
NUM_GPR | 32
RESET_ADDR | 0x00000000
TICKS_PER_SEC | no_quote(NIOSV_INTERNAL_TIMER_TICKS_PER_SECOND)
TIMER_DEVICE_TYPE | 2

## intel_onchip_memory

intel_onchip_memory v1.4.8

intel_niosv_g | data_manager | intel_onchip_memory
s1
instruction_manager
s1
clock_in | out_clk
clk1
reset_controller | reset_out
reset1

## Parameters
generateLegacySim | false

## Software Assignments
ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR | 0
CONTENTS_INFO | ""
DUAL_PORT | 0
GUI_RAM_BLOCK_TYPE | AUTO
INIT_CONTENTS_FILE | system_intel_onchip_memory_0_intel_onchip_memory
INIT_MEM_CONTENT | 1
INSTANCE_ID | NONE
NON_DEFAULT_INIT_FILE_ENABLED | 0
RAM_BLOCK_TYPE | AUTO
READ_DURING_WRITE_MODE | DONT_CARE
SINGLE_CLOCK_OP | 0
SIZE_MULTIPLE | 1
SIZE_VALUE | 524288
WRITABLE | 1

## jtag_uart

altera_avalon_jtag_uart v19.2.4

intel_niosv_g | data_manager | jtag_uart
avalon_jtag_slave
platform_irq_rx
irq
clock_in | out_clk
clk
reset_controller | reset_out
reset

## Parameters
generateLegacySim | false

## Software Assignments
READ_DEPTH | 64
READ_THRESHOLD | 8
WRITE_DEPTH | 64
WRITE_THRESHOLD | 8

## reset_controller

altera_reset_controller v19.2.2

clock_in | out_clk | reset_controller
clk
|  | reset_out | jtag_uart
|  | reset
|  | reset_out | sysid_qsys
|  | reset
|  | reset_out | board_info_temperature_fpga
|  | reset
|  | reset_out | board_info_temperature_board1
|  | reset
|  | reset_out | board_info_fan_speed
|  | reset
|  | reset_out | board_info_vcc1p2_current
|  | reset
|  | reset_out | board_info_vcc1p2_voltage
|  | reset
|  | reset_out | board_info_pin_status
|  | reset
|  | reset_out | board_info_temperature_board2
|  | reset
|  | reset_out | board_info_power_in_voltage
|  | reset
|  | reset_out | timer
|  | reset
|  | reset_out | intel_niosv_g
|  | reset
|  | reset_out | board_info_temperature_power
|  | reset
|  | reset_out | board_info_core_voltage
|  | reset
|  | reset_out | board_info_core_current
|  | reset
|  | reset_out | intel_onchip_memory
|  | reset1

## Parameters
generateLegacySim | false

## Software Assignments (none)

## sysid_qsys

altera_avalon_sysid_qsys v19.1.6

intel_niosv_g | data_manager | sysid_qsys
control_slave
clock_in | out_clk
clk
reset_controller | reset_out
reset

## Parameters
generateLegacySim | false

## Software Assignments
ID | 0
TIMESTAMP | 0

## timer

altera_avalon_timer v19.3.4

intel_niosv_g | data_manager | timer
s1
platform_irq_rx
irq
clock_in | out_clk
clk
reset_controller | reset_out
reset

## Parameters
generateLegacySim | false

## Software Assignments
ALWAYS_RUN | 0
COUNTER_SIZE | 32
FIXED_PERIOD | 0
FREQ | 50000000
LOAD_VALUE | 49999
MULT | 0.001
PERIOD | 1
PERIOD_UNITS | ms
RESET_OUTPUT | 0
SNAPSHOT | 1
TICKS_PER_SEC | 1000
TIMEOUT_PULSE_OUTPUT | 0
TIMER_DEVICE_TYPE | 1

generation took 0.00 seconds | rendering took 0.05 seconds